2015-07-15 16:04:27 +08:00
|
|
|
// RUN: llvm-tblgen -gen-disassembler -I %p/../../include %s | FileCheck %s
|
|
|
|
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
|
|
|
|
def archInstrInfo : InstrInfo { }
|
|
|
|
|
|
|
|
def arch : Target {
|
|
|
|
let InstructionSet = archInstrInfo;
|
|
|
|
}
|
|
|
|
|
|
|
|
class TestInstruction : Instruction {
|
|
|
|
let Size = 1;
|
|
|
|
let OutOperandList = (outs);
|
|
|
|
let InOperandList = (ins);
|
|
|
|
field bits<8> Inst;
|
|
|
|
field bits<8> SoftFail = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
def InstA : TestInstruction {
|
|
|
|
let Inst = {0,0,0,0,0,0,?,?};
|
|
|
|
let AsmString = "InstA";
|
|
|
|
let DecoderMethod = "DecodeInstA";
|
|
|
|
let hasCompleteDecoder = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
def InstB : TestInstruction {
|
|
|
|
let Inst = {0,0,0,?,?,0,1,1};
|
|
|
|
let AsmString = "InstB";
|
|
|
|
let DecoderMethod = "DecodeInstB";
|
|
|
|
let hasCompleteDecoder = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
// CHECK: /* 0 */ MCD::OPC_ExtractField, 2, 1, // Inst{2} ...
|
2018-07-05 18:39:15 +08:00
|
|
|
// CHECK-NEXT: /* 3 */ MCD::OPC_FilterValue, 0, 34, 0, 0, // Skip to: 42
|
|
|
|
// CHECK-NEXT: /* 8 */ MCD::OPC_ExtractField, 5, 3, // Inst{7-5} ...
|
|
|
|
// CHECK-NEXT: /* 11 */ MCD::OPC_FilterValue, 0, 26, 0, 0, // Skip to: 42
|
|
|
|
// CHECK-NEXT: /* 16 */ MCD::OPC_CheckField, 0, 2, 3, 6, 0, 0, // Skip to: 29
|
|
|
|
// CHECK-NEXT: /* 23 */ MCD::OPC_TryDecode, {{[0-9]+}}, 0, 0, 0, 0, // Opcode: InstB, skip to: 29
|
|
|
|
// CHECK-NEXT: /* 29 */ MCD::OPC_CheckField, 3, 2, 0, 6, 0, 0, // Skip to: 42
|
|
|
|
// CHECK-NEXT: /* 36 */ MCD::OPC_TryDecode, {{[0-9]+}}, 1, 0, 0, 0, // Opcode: InstA, skip to: 42
|
|
|
|
// CHECK-NEXT: /* 42 */ MCD::OPC_Fail,
|
2015-07-15 16:04:27 +08:00
|
|
|
|
|
|
|
// CHECK: if (DecodeInstB(MI, insn, Address, Decoder) == MCDisassembler::Fail) { DecodeComplete = false; return MCDisassembler::Fail; }
|
|
|
|
// CHECK: if (DecodeInstA(MI, insn, Address, Decoder) == MCDisassembler::Fail) { DecodeComplete = false; return MCDisassembler::Fail; }
|