forked from OSchip/llvm-project
36 lines
1.6 KiB
TableGen
36 lines
1.6 KiB
TableGen
|
//====- X86InstrMMX.td - Describe the X86 Instruction Set -------*- C++ -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file was developed by the Evan Cheng and is distributed under
|
||
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// This file describes the X86 MMX instruction set, defining the instructions,
|
||
|
|
// and properties of the instructions which are needed for code generation,
|
||
|
|
// machine code emission, and analysis.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
// Move Instructions
|
||
|
|
def MOVD64rr : I<0x6E, MRMSrcReg, (ops VR64:$dst, R32:$src),
|
||
|
|
"movd {$src, $dst|$dst, $src}", []>, TB,
|
||
|
|
Requires<[HasMMX]>;
|
||
|
|
def MOVD64rm : I<0x6E, MRMSrcMem, (ops VR64:$dst, i32mem:$src),
|
||
|
|
"movd {$src, $dst|$dst, $src}", []>, TB,
|
||
|
|
Requires<[HasMMX]>;
|
||
|
|
def MOVD64mr : I<0x7E, MRMDestMem, (ops i32mem:$dst, VR64:$src),
|
||
|
|
"movd {$src, $dst|$dst, $src}", []>, TB,
|
||
|
|
Requires<[HasMMX]>;
|
||
|
|
|
||
|
|
def MOVQ64rr : I<0x6F, MRMSrcReg, (ops VR64:$dst, VR64:$src),
|
||
|
|
"movq {$src, $dst|$dst, $src}", []>, TB,
|
||
|
|
Requires<[HasMMX]>;
|
||
|
|
def MOVQ64rm : I<0x6F, MRMSrcMem, (ops VR64:$dst, i64mem:$src),
|
||
|
|
"movq {$src, $dst|$dst, $src}", []>, TB,
|
||
|
|
Requires<[HasMMX]>;
|
||
|
|
def MOVQ64mr : I<0x7F, MRMDestMem, (ops i64mem:$dst, VR64:$src),
|
||
|
|
"movq {$src, $dst|$dst, $src}", []>, TB,
|
||
|
|
Requires<[HasMMX]>;
|