maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AVR/ctlz.ll

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

44 lines
1.4 KiB
LLVM
Raw Normal View History

[AVR] Add tests for counting leading/trailing zeros This adds two test files that verify the 'cttz' and 'ctlz' operations. llvm-svn: 287172
2016-11-17 06:38:43 +08:00
; RUN: llc < %s -march=avr | FileCheck %s
define i8 @count_leading_zeros(i8) unnamed_addr {
entry-block:
%1 = tail call i8 @llvm.ctlz.i8(i8 %0)
ret i8 %1
}
declare i8 @llvm.ctlz.i8(i8)
; CHECK-LABEL: count_leading_zeros:
; CHECK: cpi [[RESULT:r[0-9]+]], 0
[AVR] Optimize 8-bit logic left/right shifts Reviewed By: dylanmckay Differential Revision: https://reviews.llvm.org/D89047
2021-01-23 23:54:16 +08:00
; CHECK: breq .LBB0_2
[AVR] Add tests for counting leading/trailing zeros This adds two test files that verify the 'cttz' and 'ctlz' operations. llvm-svn: 287172
2016-11-17 06:38:43 +08:00
; CHECK: mov [[SCRATCH:r[0-9]+]], {{.*}}[[RESULT]]
; CHECK: lsr {{.*}}[[SCRATCH]]
; CHECK: or {{.*}}[[SCRATCH]], {{.*}}[[RESULT]]
; CHECK: mov {{.*}}[[RESULT]], {{.*}}[[SCRATCH]]
; CHECK: lsr {{.*}}[[RESULT]]
; CHECK: lsr {{.*}}[[RESULT]]
; CHECK: or {{.*}}[[RESULT]], {{.*}}[[SCRATCH]]
; CHECK: mov {{.*}}[[SCRATCH]], {{.*}}[[RESULT]]
[AVR] Optimize 8-bit logic left/right shifts Reviewed By: dylanmckay Differential Revision: https://reviews.llvm.org/D89047
2021-01-23 23:54:16 +08:00
; CHECK: swap {{.*}}[[SCRATCH]]
; CHECK: andi {{.*}}[[SCRATCH]], 15
[AVR] Add tests for counting leading/trailing zeros This adds two test files that verify the 'cttz' and 'ctlz' operations. llvm-svn: 287172
2016-11-17 06:38:43 +08:00
; CHECK: or {{.*}}[[SCRATCH]], {{.*}}[[RESULT]]
; CHECK: com {{.*}}[[SCRATCH]]
; CHECK: mov {{.*}}[[RESULT]], {{.*}}[[SCRATCH]]
; CHECK: lsr {{.*}}[[RESULT]]
; CHECK: andi {{.*}}[[RESULT]], 85
; CHECK: sub {{.*}}[[SCRATCH]], {{.*}}[[RESULT]]
; CHECK: mov {{.*}}[[RESULT]], {{.*}}[[SCRATCH]]
; CHECK: andi {{.*}}[[RESULT]], 51
; CHECK: lsr {{.*}}[[SCRATCH]]
; CHECK: lsr {{.*}}[[SCRATCH]]
; CHECK: andi {{.*}}[[SCRATCH]], 51
; CHECK: add {{.*}}[[SCRATCH]], {{.*}}[[RESULT]]
; CHECK: mov {{.*}}[[RESULT]], {{.*}}[[SCRATCH]]
[AVR] Optimize 8-bit logic left/right shifts Reviewed By: dylanmckay Differential Revision: https://reviews.llvm.org/D89047
2021-01-23 23:54:16 +08:00
; CHECK: swap {{.*}}[[RESULT]]
[AVR] Add tests for counting leading/trailing zeros This adds two test files that verify the 'cttz' and 'ctlz' operations. llvm-svn: 287172
2016-11-17 06:38:43 +08:00
; CHECK: add {{.*}}[[RESULT]], {{.*}}[[SCRATCH]]
; CHECK: andi {{.*}}[[RESULT]], 15
; CHECK: ret
[AVR] Use the generic branch relaxer llvm-svn: 307617
2017-07-11 12:17:13 +08:00
; CHECK: LBB0_2:
[AVR] Add tests for counting leading/trailing zeros This adds two test files that verify the 'cttz' and 'ctlz' operations. llvm-svn: 287172
2016-11-17 06:38:43 +08:00
; CHECK: ldi {{.*}}[[RESULT]], 8
; CHECK: ret