maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AArch64/machine-outliner-bad-adrp.mir

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

44 lines
1.2 KiB
Plaintext
Raw Normal View History

[MachineOutliner] AArch64: Don't outline ADRPs with un-outlinable operands If an ADRP appears with, say, a CPI operand, we shouldn't outline it. This moves the check for unsafe operands so that it occurs before the special-case for ADRPs. Also add a test for outlining ADRPs. llvm-svn: 328674
2018-03-28 06:23:48 +08:00
# RUN: llc -mtriple=aarch64--- -verify-machineinstrs -simplify-mir -run-pass=machine-outliner %s -o - | FileCheck %s
--- |
define void @foo() #0 {
ret void
}
attributes #0 = { noredzone }
...
---
name: foo
AArch64/test: Add check for function name to machine-outliner-bad-adrp.mir Summary: This test was failing in one of our setups because the generated ModuleID had the full path of the test file and that path contained the string BL. Reviewers: t.p.northover, jpaquette, paquette Reviewed By: paquette Subscribers: javed.absar, kristof.beyls, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D58217 llvm-svn: 354497
2019-02-21 02:43:45 +08:00
# CHECK-LABEL: name: foo
[MachineOutliner] Add missing liveness tracking info in MIR test. This should bring the bots back to green state. llvm-svn: 336482
2018-07-07 16:42:31 +08:00
tracksRegLiveness: true
[MachineOutliner] AArch64: Don't outline ADRPs with un-outlinable operands If an ADRP appears with, say, a CPI operand, we shouldn't outline it. This moves the check for unsafe operands so that it occurs before the special-case for ADRPs. Also add a test for outlining ADRPs. llvm-svn: 328674
2018-03-28 06:23:48 +08:00
constants:
- id: 0
value: 'float 1.990000e+02'
alignment: 4
isTargetSpecific: false
body: |
bb.0:
liveins: $w1, $w10, $x14, $x15, $x16, $x10, $lr
; CHECK-NOT: BL
$w10 = MOVZWi 4, 0, implicit-def $x10
renamable $x14 = ADRP target-flags(aarch64-page) %const.0
renamable $x15 = ADRP target-flags(aarch64-page) %const.0
renamable $x16 = ADRP target-flags(aarch64-page) %const.0
$w10 = MOVZWi 5, 0, implicit-def $x10
renamable $x14 = ADRP target-flags(aarch64-page) %const.0
renamable $x15 = ADRP target-flags(aarch64-page) %const.0
renamable $x16 = ADRP target-flags(aarch64-page) %const.0
$w10 = MOVZWi 6, 0, implicit-def $x10
renamable $x14 = ADRP target-flags(aarch64-page) %const.0
renamable $x15 = ADRP target-flags(aarch64-page) %const.0
renamable $x16 = ADRP target-flags(aarch64-page) %const.0
RET undef $lr