2015-11-24 05:33:58 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
2018-06-28 00:00:53 +08:00
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefixes=AVX,AVX1
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=AVX,AVX2
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f | FileCheck %s --check-prefixes=AVX512,AVX512F
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f,+avx512vl | FileCheck %s --check-prefixes=AVX512,AVX512VL
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f,+avx512bw | FileCheck %s --check-prefixes=AVX512,AVX512BW
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512f,+avx512bw,+avx512vl | FileCheck %s --check-prefixes=AVX512,AVX512VLBW
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+xop,+avx | FileCheck %s --check-prefixes=XOP,XOPAVX1
|
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+xop,+avx2 | FileCheck %s --check-prefixes=XOP,XOPAVX2
|
2015-10-21 04:27:23 +08:00
|
|
|
|
|
|
|
;
|
|
|
|
; Variable Rotates
|
|
|
|
;
|
|
|
|
|
|
|
|
define <4 x i64> @var_rotate_v4i64(<4 x i64> %a, <4 x i64> %b) nounwind {
|
|
|
|
; AVX1-LABEL: var_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm2 = [64,64]
|
|
|
|
; AVX1-NEXT: vpsubq %xmm1, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm1, %xmm4
|
|
|
|
; AVX1-NEXT: vpsubq %xmm4, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm5
|
|
|
|
; AVX1-NEXT: vpsllq %xmm4, %xmm5, %xmm6
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm4 = xmm4[2,3,0,1]
|
|
|
|
; AVX1-NEXT: vpsllq %xmm4, %xmm5, %xmm4
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm4 = xmm6[0,1,2,3],xmm4[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vpsllq %xmm1, %xmm0, %xmm6
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm1[2,3,0,1]
|
|
|
|
; AVX1-NEXT: vpsllq %xmm1, %xmm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm1 = xmm6[0,1,2,3],xmm1[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm4, %ymm1, %ymm1
|
|
|
|
; AVX1-NEXT: vpsrlq %xmm2, %xmm5, %xmm4
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm2[2,3,0,1]
|
|
|
|
; AVX1-NEXT: vpsrlq %xmm2, %xmm5, %xmm2
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm2 = xmm4[0,1,2,3],xmm2[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vpsrlq %xmm3, %xmm0, %xmm4
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm3 = xmm3[2,3,0,1]
|
|
|
|
; AVX1-NEXT: vpsrlq %xmm3, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm0 = xmm4[0,1,2,3],xmm0[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: vorps %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: var_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2017-07-16 04:28:09 +08:00
|
|
|
; AVX2-NEXT: vpbroadcastq {{.*#+}} ymm2 = [64,64,64,64]
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpsubq %ymm1, %ymm2, %ymm2
|
|
|
|
; AVX2-NEXT: vpsllvq %ymm1, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsrlvq %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: var_rotate_v4i64:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm1 killed $ymm1 def $zmm1
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vprolvq %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: var_rotate_v4i64:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprolvq %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: var_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm1 killed $ymm1 def $zmm1
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vprolvq %zmm1, %zmm0, %zmm0
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: var_rotate_v4i64:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprolvq %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: var_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX1-NEXT: vprotq %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotq %xmm1, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: var_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotq %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotq %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%b64 = sub <4 x i64> <i64 64, i64 64, i64 64, i64 64>, %b
|
|
|
|
%shl = shl <4 x i64> %a, %b
|
|
|
|
%lshr = lshr <4 x i64> %a, %b64
|
|
|
|
%or = or <4 x i64> %shl, %lshr
|
|
|
|
ret <4 x i64> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <8 x i32> @var_rotate_v8i32(<8 x i32> %a, <8 x i32> %b) nounwind {
|
|
|
|
; AVX1-LABEL: var_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm1, %xmm2
|
|
|
|
; AVX1-NEXT: vpslld $23, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm3 = [1065353216,1065353216,1065353216,1065353216]
|
|
|
|
; AVX1-NEXT: vpaddd %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vcvttps2dq %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm4 = xmm2[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm5
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm6 = xmm5[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm4, %xmm6, %xmm4
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm2, %xmm5, %xmm2
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm5 = xmm2[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm5 = xmm5[0,1],xmm4[2,3],xmm5[4,5],xmm4[6,7]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm4 = xmm4[0,0,2,2]
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm2 = xmm2[0,1],xmm4[2,3],xmm2[4,5],xmm4[6,7]
|
|
|
|
; AVX1-NEXT: vpor %xmm5, %xmm2, %xmm2
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpslld $23, %xmm1, %xmm1
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vpaddd %xmm3, %xmm1, %xmm1
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vcvttps2dq %xmm1, %xmm1
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm3 = xmm1[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm4 = xmm0[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm3, %xmm4, %xmm3
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm1, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm0[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm1 = xmm1[0,1],xmm3[2,3],xmm1[4,5],xmm3[6,7]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm3 = xmm3[0,0,2,2]
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm0 = xmm0[0,1],xmm3[2,3],xmm0[4,5],xmm3[6,7]
|
|
|
|
; AVX1-NEXT: vpor %xmm1, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: var_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX2-NEXT: vpsllvd %ymm1, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpbroadcastd {{.*#+}} ymm3 = [32,32,32,32,32,32,32,32]
|
|
|
|
; AVX2-NEXT: vpsubd %ymm1, %ymm3, %ymm1
|
|
|
|
; AVX2-NEXT: vpsrlvd %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm2, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: var_rotate_v8i32:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm1 killed $ymm1 def $zmm1
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vprolvd %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: var_rotate_v8i32:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprolvd %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: var_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm1 killed $ymm1 def $zmm1
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vprolvd %zmm1, %zmm0, %zmm0
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: var_rotate_v8i32:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprolvd %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: var_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX1-NEXT: vprotd %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotd %xmm1, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: var_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotd %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotd %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%b32 = sub <8 x i32> <i32 32, i32 32, i32 32, i32 32, i32 32, i32 32, i32 32, i32 32>, %b
|
|
|
|
%shl = shl <8 x i32> %a, %b
|
|
|
|
%lshr = lshr <8 x i32> %a, %b32
|
|
|
|
%or = or <8 x i32> %shl, %lshr
|
|
|
|
ret <8 x i32> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <16 x i16> @var_rotate_v16i16(<16 x i16> %a, <16 x i16> %b) nounwind {
|
|
|
|
; AVX1-LABEL: var_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm1, %xmm2
|
|
|
|
; AVX1-NEXT: vpxor %xmm3, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpunpckhwd {{.*#+}} xmm4 = xmm2[4],xmm3[4],xmm2[5],xmm3[5],xmm2[6],xmm3[6],xmm2[7],xmm3[7]
|
2018-06-05 23:17:39 +08:00
|
|
|
; AVX1-NEXT: vpslld $23, %xmm4, %xmm4
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm5 = [1065353216,1065353216,1065353216,1065353216]
|
|
|
|
; AVX1-NEXT: vpaddd %xmm5, %xmm4, %xmm4
|
2018-06-05 23:17:39 +08:00
|
|
|
; AVX1-NEXT: vcvttps2dq %xmm4, %xmm4
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vpmovzxwd {{.*#+}} xmm2 = xmm2[0],zero,xmm2[1],zero,xmm2[2],zero,xmm2[3],zero
|
|
|
|
; AVX1-NEXT: vpslld $23, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpaddd %xmm5, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vcvttps2dq %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpackusdw %xmm4, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm4
|
|
|
|
; AVX1-NEXT: vpmulhuw %xmm2, %xmm4, %xmm6
|
|
|
|
; AVX1-NEXT: vpmullw %xmm2, %xmm4, %xmm2
|
|
|
|
; AVX1-NEXT: vpor %xmm6, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpunpckhwd {{.*#+}} xmm3 = xmm1[4],xmm3[4],xmm1[5],xmm3[5],xmm1[6],xmm3[6],xmm1[7],xmm3[7]
|
|
|
|
; AVX1-NEXT: vpslld $23, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpaddd %xmm5, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vcvttps2dq %xmm3, %xmm3
|
2018-06-05 23:17:39 +08:00
|
|
|
; AVX1-NEXT: vpmovzxwd {{.*#+}} xmm1 = xmm1[0],zero,xmm1[1],zero,xmm1[2],zero,xmm1[3],zero
|
|
|
|
; AVX1-NEXT: vpslld $23, %xmm1, %xmm1
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vpaddd %xmm5, %xmm1, %xmm1
|
2018-06-05 23:17:39 +08:00
|
|
|
; AVX1-NEXT: vcvttps2dq %xmm1, %xmm1
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vpackusdw %xmm3, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpmulhuw %xmm1, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpmullw %xmm1, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: var_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX2-NEXT: vpxor %xmm2, %xmm2, %xmm2
|
|
|
|
; AVX2-NEXT: vpunpckhwd {{.*#+}} ymm3 = ymm1[4],ymm2[4],ymm1[5],ymm2[5],ymm1[6],ymm2[6],ymm1[7],ymm2[7],ymm1[12],ymm2[12],ymm1[13],ymm2[13],ymm1[14],ymm2[14],ymm1[15],ymm2[15]
|
|
|
|
; AVX2-NEXT: vpunpckhwd {{.*#+}} ymm4 = ymm2[4],ymm0[4],ymm2[5],ymm0[5],ymm2[6],ymm0[6],ymm2[7],ymm0[7],ymm2[12],ymm0[12],ymm2[13],ymm0[13],ymm2[14],ymm0[14],ymm2[15],ymm0[15]
|
|
|
|
; AVX2-NEXT: vpsllvd %ymm3, %ymm4, %ymm3
|
|
|
|
; AVX2-NEXT: vpsrld $16, %ymm3, %ymm3
|
|
|
|
; AVX2-NEXT: vpunpcklwd {{.*#+}} ymm5 = ymm1[0],ymm2[0],ymm1[1],ymm2[1],ymm1[2],ymm2[2],ymm1[3],ymm2[3],ymm1[8],ymm2[8],ymm1[9],ymm2[9],ymm1[10],ymm2[10],ymm1[11],ymm2[11]
|
|
|
|
; AVX2-NEXT: vpunpcklwd {{.*#+}} ymm0 = ymm2[0],ymm0[0],ymm2[1],ymm0[1],ymm2[2],ymm0[2],ymm2[3],ymm0[3],ymm2[8],ymm0[8],ymm2[9],ymm0[9],ymm2[10],ymm0[10],ymm2[11],ymm0[11]
|
|
|
|
; AVX2-NEXT: vpsllvd %ymm5, %ymm0, %ymm5
|
|
|
|
; AVX2-NEXT: vpsrld $16, %ymm5, %ymm5
|
|
|
|
; AVX2-NEXT: vpackusdw %ymm3, %ymm5, %ymm3
|
|
|
|
; AVX2-NEXT: vmovdqa {{.*#+}} ymm5 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX2-NEXT: vpsubw %ymm1, %ymm5, %ymm1
|
|
|
|
; AVX2-NEXT: vpunpckhwd {{.*#+}} ymm5 = ymm1[4],ymm2[4],ymm1[5],ymm2[5],ymm1[6],ymm2[6],ymm1[7],ymm2[7],ymm1[12],ymm2[12],ymm1[13],ymm2[13],ymm1[14],ymm2[14],ymm1[15],ymm2[15]
|
|
|
|
; AVX2-NEXT: vpsrlvd %ymm5, %ymm4, %ymm4
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpsrld $16, %ymm4, %ymm4
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX2-NEXT: vpunpcklwd {{.*#+}} ymm1 = ymm1[0],ymm2[0],ymm1[1],ymm2[1],ymm1[2],ymm2[2],ymm1[3],ymm2[3],ymm1[8],ymm2[8],ymm1[9],ymm2[9],ymm1[10],ymm2[10],ymm1[11],ymm2[11]
|
|
|
|
; AVX2-NEXT: vpsrlvd %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpsrld $16, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpackusdw %ymm4, %ymm0, %ymm0
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm3, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: var_rotate_v16i16:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm2 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero
|
|
|
|
; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero
|
|
|
|
; AVX512F-NEXT: vpsllvd %zmm2, %zmm0, %zmm2
|
|
|
|
; AVX512F-NEXT: vpmovdw %zmm2, %ymm2
|
|
|
|
; AVX512F-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512F-NEXT: vpsubw %ymm1, %ymm3, %ymm1
|
|
|
|
; AVX512F-NEXT: vpmovzxwd {{.*#+}} zmm1 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero
|
|
|
|
; AVX512F-NEXT: vpsrlvd %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: vpmovdw %zmm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpor %ymm0, %ymm2, %ymm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: var_rotate_v16i16:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vpmovzxwd {{.*#+}} zmm2 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero
|
|
|
|
; AVX512VL-NEXT: vpmovzxwd {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero
|
|
|
|
; AVX512VL-NEXT: vpsllvd %zmm2, %zmm0, %zmm2
|
|
|
|
; AVX512VL-NEXT: vpmovdw %zmm2, %ymm2
|
|
|
|
; AVX512VL-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512VL-NEXT: vpsubw %ymm1, %ymm3, %ymm1
|
|
|
|
; AVX512VL-NEXT: vpmovzxwd {{.*#+}} zmm1 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero
|
|
|
|
; AVX512VL-NEXT: vpsrlvd %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512VL-NEXT: vpmovdw %zmm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpor %ymm0, %ymm2, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512BW-LABEL: var_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm1 killed $ymm1 def $zmm1
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX512BW-NEXT: vpsllvw %zmm1, %zmm0, %zmm2
|
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512BW-NEXT: vpsubw %ymm1, %ymm3, %ymm1
|
|
|
|
; AVX512BW-NEXT: vpsrlvw %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512BW-NEXT: vpor %ymm0, %ymm2, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: var_rotate_v16i16:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vpsllvw %ymm1, %ymm0, %ymm2
|
|
|
|
; AVX512VLBW-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512VLBW-NEXT: vpsubw %ymm1, %ymm3, %ymm1
|
|
|
|
; AVX512VLBW-NEXT: vpsrlvw %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: vpor %ymm0, %ymm2, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: var_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX1-NEXT: vprotw %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotw %xmm1, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: var_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotw %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotw %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%b16 = sub <16 x i16> <i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16>, %b
|
|
|
|
%shl = shl <16 x i16> %a, %b
|
|
|
|
%lshr = lshr <16 x i16> %a, %b16
|
|
|
|
%or = or <16 x i16> %shl, %lshr
|
|
|
|
ret <16 x i16> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <32 x i8> @var_rotate_v32i8(<32 x i8> %a, <32 x i8> %b) nounwind {
|
|
|
|
; AVX1-LABEL: var_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm8 = [15,15,15,15,15,15,15,15,15,15,15,15,15,15,15,15]
|
|
|
|
; AVX1-NEXT: vpand %xmm8, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm2, %xmm5
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm9 = [240,240,240,240,240,240,240,240,240,240,240,240,240,240,240,240]
|
|
|
|
; AVX1-NEXT: vpand %xmm9, %xmm5, %xmm5
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm5, %xmm3
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm1, %xmm5
|
|
|
|
; AVX1-NEXT: vpsllw $5, %xmm5, %xmm5
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm5, %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsrlw $6, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm10 = [3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3]
|
|
|
|
; AVX1-NEXT: vpand %xmm10, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllw $2, %xmm2, %xmm4
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm6 = [252,252,252,252,252,252,252,252,252,252,252,252,252,252,252,252]
|
|
|
|
; AVX1-NEXT: vpand %xmm6, %xmm4, %xmm4
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm4, %xmm3
|
|
|
|
; AVX1-NEXT: vpaddb %xmm5, %xmm5, %xmm4
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm4, %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsrlw $7, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm5 = [1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1]
|
|
|
|
; AVX1-NEXT: vpand %xmm5, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpaddb %xmm2, %xmm2, %xmm7
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm7, %xmm3
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpaddb %xmm4, %xmm4, %xmm4
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpblendvb %xmm4, %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpand %xmm8, %xmm3, %xmm3
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm0, %xmm4
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpand %xmm9, %xmm4, %xmm4
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm4, %xmm3
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpsllw $5, %xmm1, %xmm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpblendvb %xmm1, %xmm3, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpsrlw $6, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpand %xmm10, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllw $2, %xmm0, %xmm4
|
|
|
|
; AVX1-NEXT: vpand %xmm6, %xmm4, %xmm4
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm4, %xmm3
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpaddb %xmm1, %xmm1, %xmm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpblendvb %xmm1, %xmm3, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpsrlw $7, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpand %xmm5, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpaddb %xmm0, %xmm0, %xmm4
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm4, %xmm3
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpaddb %xmm1, %xmm1, %xmm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpblendvb %xmm1, %xmm3, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: var_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsrlw $4, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpsllw $4, %ymm0, %ymm3
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpor %ymm2, %ymm3, %ymm2
|
|
|
|
; AVX2-NEXT: vpsllw $5, %ymm1, %ymm1
|
|
|
|
; AVX2-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpsrlw $6, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX2-NEXT: vpsllw $2, %ymm0, %ymm3
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX2-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpaddb %ymm0, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX2-NEXT: vpor %ymm3, %ymm2, %ymm2
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: var_rotate_v32i8:
|
|
|
|
; AVX512F: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpsrlw $4, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpsllw $4, %ymm0, %ymm3
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpor %ymm2, %ymm3, %ymm2
|
|
|
|
; AVX512F-NEXT: vpsllw $5, %ymm1, %ymm1
|
|
|
|
; AVX512F-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpsrlw $6, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX512F-NEXT: vpsllw $2, %ymm0, %ymm3
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512F-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpaddb %ymm0, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512F-NEXT: vpor %ymm3, %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: var_rotate_v32i8:
|
|
|
|
; AVX512VL: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpsrlw $4, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpsllw $4, %ymm0, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpor %ymm2, %ymm3, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpsllw $5, %ymm1, %ymm1
|
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpsrlw $6, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpsllw $2, %ymm0, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpaddb %ymm0, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpor %ymm3, %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512BW-LABEL: var_rotate_v32i8:
|
|
|
|
; AVX512BW: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpmovzxbw {{.*#+}} zmm2 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: vpmovzxbw {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero,ymm0[16],zero,ymm0[17],zero,ymm0[18],zero,ymm0[19],zero,ymm0[20],zero,ymm0[21],zero,ymm0[22],zero,ymm0[23],zero,ymm0[24],zero,ymm0[25],zero,ymm0[26],zero,ymm0[27],zero,ymm0[28],zero,ymm0[29],zero,ymm0[30],zero,ymm0[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpsllvw %zmm2, %zmm0, %zmm2
|
|
|
|
; AVX512BW-NEXT: vpmovwb %zmm2, %ymm2
|
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm3 = [8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8]
|
|
|
|
; AVX512BW-NEXT: vpsubb %ymm1, %ymm3, %ymm1
|
|
|
|
; AVX512BW-NEXT: vpmovzxbw {{.*#+}} zmm1 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
|
|
|
; AVX512BW-NEXT: vpsrlvw %zmm1, %zmm0, %zmm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: vpmovwb %zmm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpor %ymm0, %ymm2, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VLBW-LABEL: var_rotate_v32i8:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovzxbw {{.*#+}} zmm2 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovzxbw {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero,ymm0[16],zero,ymm0[17],zero,ymm0[18],zero,ymm0[19],zero,ymm0[20],zero,ymm0[21],zero,ymm0[22],zero,ymm0[23],zero,ymm0[24],zero,ymm0[25],zero,ymm0[26],zero,ymm0[27],zero,ymm0[28],zero,ymm0[29],zero,ymm0[30],zero,ymm0[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpsllvw %zmm2, %zmm0, %zmm2
|
|
|
|
; AVX512VLBW-NEXT: vpmovwb %zmm2, %ymm2
|
|
|
|
; AVX512VLBW-NEXT: vmovdqa {{.*#+}} ymm3 = [8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8]
|
|
|
|
; AVX512VLBW-NEXT: vpsubb %ymm1, %ymm3, %ymm1
|
|
|
|
; AVX512VLBW-NEXT: vpmovzxbw {{.*#+}} zmm1 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
|
|
|
; AVX512VLBW-NEXT: vpsrlvw %zmm1, %zmm0, %zmm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovwb %zmm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpor %ymm0, %ymm2, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: var_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX1-NEXT: vprotb %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotb %xmm1, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: var_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotb %xmm2, %xmm3, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotb %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%b8 = sub <32 x i8> <i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8>, %b
|
|
|
|
%shl = shl <32 x i8> %a, %b
|
|
|
|
%lshr = lshr <32 x i8> %a, %b8
|
|
|
|
%or = or <32 x i8> %shl, %lshr
|
|
|
|
ret <32 x i8> %or
|
|
|
|
}
|
|
|
|
|
2018-05-16 06:11:51 +08:00
|
|
|
;
|
|
|
|
; Uniform Variable Rotates
|
|
|
|
;
|
|
|
|
|
|
|
|
define <4 x i64> @splatvar_rotate_v4i64(<4 x i64> %a, <4 x i64> %b) nounwind {
|
|
|
|
; AVX1-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; AVX1: # %bb.0:
|
|
|
|
; AVX1-NEXT: vmovddup {{.*#+}} xmm2 = xmm1[0,0]
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm3 = [64,64]
|
|
|
|
; AVX1-NEXT: vpsubq %xmm2, %xmm3, %xmm2
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllq %xmm1, %xmm3, %xmm4
|
|
|
|
; AVX1-NEXT: vpsllq %xmm1, %xmm0, %xmm1
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm4, %ymm1, %ymm1
|
2018-05-31 19:25:16 +08:00
|
|
|
; AVX1-NEXT: vpsrlq %xmm2, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpsrlq %xmm2, %xmm0, %xmm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm3, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: vorps %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; AVX2: # %bb.0:
|
|
|
|
; AVX2-NEXT: vpbroadcastq %xmm1, %ymm2
|
|
|
|
; AVX2-NEXT: vpbroadcastq {{.*#+}} ymm3 = [64,64,64,64]
|
|
|
|
; AVX2-NEXT: vpsubq %ymm2, %ymm3, %ymm2
|
|
|
|
; AVX2-NEXT: vpsllq %xmm1, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsrlvq %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vpbroadcastq %xmm1, %ymm1
|
|
|
|
; AVX512F-NEXT: vprolvq %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vpbroadcastq %xmm1, %ymm1
|
|
|
|
; AVX512VL-NEXT: vprolvq %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX512BW-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; AVX512BW: # %bb.0:
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512BW-NEXT: vpbroadcastq %xmm1, %ymm1
|
|
|
|
; AVX512BW-NEXT: vprolvq %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vpbroadcastq %xmm1, %ymm1
|
|
|
|
; AVX512VLBW-NEXT: vprolvq %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2018-05-16 06:11:51 +08:00
|
|
|
;
|
|
|
|
; XOPAVX1-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; XOPAVX1: # %bb.0:
|
|
|
|
; XOPAVX1-NEXT: vmovddup {{.*#+}} xmm1 = xmm1[0,0]
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotq %xmm1, %xmm2, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotq %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatvar_rotate_v4i64:
|
|
|
|
; XOPAVX2: # %bb.0:
|
|
|
|
; XOPAVX2-NEXT: vpbroadcastq %xmm1, %ymm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotq %xmm3, %xmm2, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotq %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%splat = shufflevector <4 x i64> %b, <4 x i64> undef, <4 x i32> zeroinitializer
|
|
|
|
%splat64 = sub <4 x i64> <i64 64, i64 64, i64 64, i64 64>, %splat
|
|
|
|
%shl = shl <4 x i64> %a, %splat
|
|
|
|
%lshr = lshr <4 x i64> %a, %splat64
|
|
|
|
%or = or <4 x i64> %shl, %lshr
|
|
|
|
ret <4 x i64> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <8 x i32> @splatvar_rotate_v8i32(<8 x i32> %a, <8 x i32> %b) nounwind {
|
|
|
|
; AVX1-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; AVX1: # %bb.0:
|
2018-05-31 23:47:17 +08:00
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm1[0,0,0,0]
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpmovzxdq {{.*#+}} xmm1 = xmm1[0],zero,xmm1[1],zero
|
|
|
|
; AVX1-NEXT: vpslld %xmm1, %xmm3, %xmm4
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm5 = [32,32,32,32]
|
|
|
|
; AVX1-NEXT: vpsubd %xmm2, %xmm5, %xmm2
|
|
|
|
; AVX1-NEXT: vpmovzxdq {{.*#+}} xmm2 = xmm2[0],zero,xmm2[1],zero
|
|
|
|
; AVX1-NEXT: vpsrld %xmm2, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm4, %xmm3
|
|
|
|
; AVX1-NEXT: vpslld %xmm1, %xmm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrld %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm0, %xmm1, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm3, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; AVX2: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX2-NEXT: vpbroadcastd %xmm1, %ymm2
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX2-NEXT: vpmovzxdq {{.*#+}} xmm1 = xmm1[0],zero,xmm1[1],zero
|
|
|
|
; AVX2-NEXT: vpslld %xmm1, %ymm0, %ymm1
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX2-NEXT: vpbroadcastd {{.*#+}} ymm3 = [32,32,32,32,32,32,32,32]
|
|
|
|
; AVX2-NEXT: vpsubd %ymm2, %ymm3, %ymm2
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX2-NEXT: vpsrlvd %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vpbroadcastd %xmm1, %ymm1
|
|
|
|
; AVX512F-NEXT: vprolvd %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vpbroadcastd %xmm1, %ymm1
|
|
|
|
; AVX512VL-NEXT: vprolvd %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX512BW-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; AVX512BW: # %bb.0:
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512BW-NEXT: vpbroadcastd %xmm1, %ymm1
|
|
|
|
; AVX512BW-NEXT: vprolvd %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vpbroadcastd %xmm1, %ymm1
|
|
|
|
; AVX512VLBW-NEXT: vprolvd %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2018-05-16 06:11:51 +08:00
|
|
|
;
|
|
|
|
; XOPAVX1-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; XOPAVX1: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; XOPAVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm1[0,0,0,0]
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotd %xmm1, %xmm2, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotd %xmm1, %xmm0, %xmm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatvar_rotate_v8i32:
|
|
|
|
; XOPAVX2: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; XOPAVX2-NEXT: vpbroadcastd %xmm1, %ymm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotd %xmm3, %xmm2, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotd %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%splat = shufflevector <8 x i32> %b, <8 x i32> undef, <8 x i32> zeroinitializer
|
2018-05-16 16:23:47 +08:00
|
|
|
%splat32 = sub <8 x i32> <i32 32, i32 32, i32 32, i32 32, i32 32, i32 32, i32 32, i32 32>, %splat
|
2018-05-16 06:11:51 +08:00
|
|
|
%shl = shl <8 x i32> %a, %splat
|
|
|
|
%lshr = lshr <8 x i32> %a, %splat32
|
|
|
|
%or = or <8 x i32> %shl, %lshr
|
|
|
|
ret <8 x i32> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <16 x i16> @splatvar_rotate_v16i16(<16 x i16> %a, <16 x i16> %b) nounwind {
|
|
|
|
; AVX1-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; AVX1: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX1-NEXT: vpshuflw {{.*#+}} xmm2 = xmm1[0,0,2,3,4,5,6,7]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm2[0,0,0,0]
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX1-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX1-NEXT: vpsllw %xmm1, %xmm3, %xmm4
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm5 = [16,16,16,16,16,16,16,16]
|
|
|
|
; AVX1-NEXT: vpsubw %xmm2, %xmm5, %xmm2
|
|
|
|
; AVX1-NEXT: vpmovzxwq {{.*#+}} xmm2 = xmm2[0],zero,zero,zero,xmm2[1],zero,zero,zero
|
2018-05-31 19:25:16 +08:00
|
|
|
; AVX1-NEXT: vpsrlw %xmm2, %xmm3, %xmm3
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm4, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllw %xmm1, %xmm0, %xmm1
|
2018-05-31 19:25:16 +08:00
|
|
|
; AVX1-NEXT: vpsrlw %xmm2, %xmm0, %xmm0
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vpor %xmm0, %xmm1, %xmm0
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm3, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; AVX2: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX2-NEXT: vpbroadcastw %xmm1, %ymm2
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX2-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
|
|
|
; AVX2-NEXT: vpsllw %xmm1, %ymm0, %ymm1
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX2-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX2-NEXT: vpsubw %ymm2, %ymm3, %ymm2
|
2018-05-31 19:25:16 +08:00
|
|
|
; AVX2-NEXT: vpmovzxwq {{.*#+}} xmm2 = xmm2[0],zero,zero,zero,xmm2[1],zero,zero,zero
|
|
|
|
; AVX2-NEXT: vpsrlw %xmm2, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: vpbroadcastw %xmm1, %ymm2
|
|
|
|
; AVX512F-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
|
|
|
; AVX512F-NEXT: vpsllw %xmm1, %ymm0, %ymm1
|
|
|
|
; AVX512F-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512F-NEXT: vpsubw %ymm2, %ymm3, %ymm2
|
|
|
|
; AVX512F-NEXT: vpmovzxwq {{.*#+}} xmm2 = xmm2[0],zero,zero,zero,xmm2[1],zero,zero,zero
|
|
|
|
; AVX512F-NEXT: vpsrlw %xmm2, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vpbroadcastw %xmm1, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
|
|
|
; AVX512VL-NEXT: vpsllw %xmm1, %ymm0, %ymm1
|
|
|
|
; AVX512VL-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512VL-NEXT: vpsubw %ymm2, %ymm3, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpmovzxwq {{.*#+}} xmm2 = xmm2[0],zero,zero,zero,xmm2[1],zero,zero,zero
|
|
|
|
; AVX512VL-NEXT: vpsrlw %xmm2, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX512BW-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; AVX512BW: # %bb.0:
|
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX512BW-NEXT: vpbroadcastw %xmm1, %ymm2
|
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512BW-NEXT: vpsubw %ymm2, %ymm3, %ymm2
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX512BW-NEXT: vpsrlvw %zmm2, %zmm0, %zmm2
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX512BW-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX512BW-NEXT: vpsllw %xmm1, %ymm0, %ymm0
|
|
|
|
; AVX512BW-NEXT: vpor %ymm2, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vpbroadcastw %xmm1, %ymm2
|
|
|
|
; AVX512VLBW-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
|
|
|
; AVX512VLBW-NEXT: vpsllw %xmm1, %ymm0, %ymm1
|
|
|
|
; AVX512VLBW-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
|
|
|
; AVX512VLBW-NEXT: vpsubw %ymm2, %ymm3, %ymm2
|
|
|
|
; AVX512VLBW-NEXT: vpsrlvw %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2018-05-16 06:11:51 +08:00
|
|
|
;
|
|
|
|
; XOPAVX1-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; XOPAVX1: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; XOPAVX1-NEXT: vpshuflw {{.*#+}} xmm1 = xmm1[0,0,2,3,4,5,6,7]
|
|
|
|
; XOPAVX1-NEXT: vpshufd {{.*#+}} xmm1 = xmm1[0,0,0,0]
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotw %xmm1, %xmm2, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotw %xmm1, %xmm0, %xmm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatvar_rotate_v16i16:
|
|
|
|
; XOPAVX2: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; XOPAVX2-NEXT: vpbroadcastw %xmm1, %ymm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotw %xmm3, %xmm2, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotw %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%splat = shufflevector <16 x i16> %b, <16 x i16> undef, <16 x i32> zeroinitializer
|
2018-05-16 16:23:47 +08:00
|
|
|
%splat16 = sub <16 x i16> <i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16, i16 16>, %splat
|
2018-05-16 06:11:51 +08:00
|
|
|
%shl = shl <16 x i16> %a, %splat
|
|
|
|
%lshr = lshr <16 x i16> %a, %splat16
|
|
|
|
%or = or <16 x i16> %shl, %lshr
|
|
|
|
ret <16 x i16> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <32 x i8> @splatvar_rotate_v32i8(<32 x i8> %a, <32 x i8> %b) nounwind {
|
|
|
|
; AVX1-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; AVX1: # %bb.0:
|
|
|
|
; AVX1-NEXT: vpxor %xmm2, %xmm2, %xmm2
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX1-NEXT: vpshufb %xmm2, %xmm1, %xmm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm8 = [15,15,15,15,15,15,15,15,15,15,15,15,15,15,15,15]
|
|
|
|
; AVX1-NEXT: vpand %xmm8, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm2, %xmm5
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm9 = [240,240,240,240,240,240,240,240,240,240,240,240,240,240,240,240]
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpand %xmm9, %xmm5, %xmm5
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm5, %xmm3
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX1-NEXT: vpsllw $5, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm1, %xmm3, %xmm2, %xmm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpsrlw $6, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm10 = [3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3]
|
|
|
|
; AVX1-NEXT: vpand %xmm10, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllw $2, %xmm2, %xmm7
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm11 = [252,252,252,252,252,252,252,252,252,252,252,252,252,252,252,252]
|
|
|
|
; AVX1-NEXT: vpand %xmm11, %xmm7, %xmm7
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm7, %xmm3
|
|
|
|
; AVX1-NEXT: vpaddb %xmm1, %xmm1, %xmm7
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm7, %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsrlw $7, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm6 = [1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1]
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX1-NEXT: vpand %xmm6, %xmm3, %xmm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpaddb %xmm2, %xmm2, %xmm5
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm5, %xmm3
|
|
|
|
; AVX1-NEXT: vpaddb %xmm7, %xmm7, %xmm5
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm5, %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpand %xmm8, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm0, %xmm4
|
|
|
|
; AVX1-NEXT: vpand %xmm9, %xmm4, %xmm4
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm4, %xmm3
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX1-NEXT: vpblendvb %xmm1, %xmm3, %xmm0, %xmm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpsrlw $6, %xmm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpand %xmm10, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsllw $2, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpand %xmm11, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpor %xmm1, %xmm3, %xmm1
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm7, %xmm1, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpsrlw $7, %xmm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpand %xmm6, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpaddb %xmm0, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpor %xmm1, %xmm3, %xmm1
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm5, %xmm1, %xmm0, %xmm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; AVX2: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX2-NEXT: vpbroadcastb %xmm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsrlw $4, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX2-NEXT: vpsllw $4, %ymm0, %ymm3
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX2-NEXT: vpsllw $5, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpsrlw $6, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX2-NEXT: vpsllw $2, %ymm0, %ymm3
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX2-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX2-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpaddb %ymm0, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX2-NEXT: vpor %ymm3, %ymm2, %ymm2
|
2018-05-16 16:23:47 +08:00
|
|
|
; AVX2-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: vpbroadcastb %xmm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpsrlw $4, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpsllw $4, %ymm0, %ymm3
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpsllw $5, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpsrlw $6, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX512F-NEXT: vpsllw $2, %ymm0, %ymm3
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512F-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpaddb %ymm0, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512F-NEXT: vpor %ymm3, %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vpbroadcastb %xmm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpsrlw $4, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpsllw $4, %ymm0, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpsllw $5, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpsrlw $6, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpsllw $2, %ymm0, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpor %ymm2, %ymm3, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpaddb %ymm0, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpor %ymm3, %ymm2, %ymm2
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpaddb %ymm1, %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm1, %ymm2, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512BW-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; AVX512BW: # %bb.0:
|
|
|
|
; AVX512BW-NEXT: vpbroadcastb %xmm1, %ymm1
|
|
|
|
; AVX512BW-NEXT: vpmovzxbw {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero,ymm0[16],zero,ymm0[17],zero,ymm0[18],zero,ymm0[19],zero,ymm0[20],zero,ymm0[21],zero,ymm0[22],zero,ymm0[23],zero,ymm0[24],zero,ymm0[25],zero,ymm0[26],zero,ymm0[27],zero,ymm0[28],zero,ymm0[29],zero,ymm0[30],zero,ymm0[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpmovzxbw {{.*#+}} zmm2 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
|
|
|
; AVX512BW-NEXT: vpsllvw %zmm2, %zmm0, %zmm2
|
|
|
|
; AVX512BW-NEXT: vpmovwb %zmm2, %ymm2
|
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm3 = [8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8]
|
|
|
|
; AVX512BW-NEXT: vpsubb %ymm1, %ymm3, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: vpmovzxbw {{.*#+}} zmm1 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpsrlvw %zmm1, %zmm0, %zmm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: vpmovwb %zmm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpor %ymm0, %ymm2, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VLBW-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vpbroadcastb %xmm1, %ymm1
|
|
|
|
; AVX512VLBW-NEXT: vpmovzxbw {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero,ymm0[16],zero,ymm0[17],zero,ymm0[18],zero,ymm0[19],zero,ymm0[20],zero,ymm0[21],zero,ymm0[22],zero,ymm0[23],zero,ymm0[24],zero,ymm0[25],zero,ymm0[26],zero,ymm0[27],zero,ymm0[28],zero,ymm0[29],zero,ymm0[30],zero,ymm0[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovzxbw {{.*#+}} zmm2 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
|
|
|
; AVX512VLBW-NEXT: vpsllvw %zmm2, %zmm0, %zmm2
|
|
|
|
; AVX512VLBW-NEXT: vpmovwb %zmm2, %ymm2
|
|
|
|
; AVX512VLBW-NEXT: vmovdqa {{.*#+}} ymm3 = [8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8]
|
|
|
|
; AVX512VLBW-NEXT: vpsubb %ymm1, %ymm3, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovzxbw {{.*#+}} zmm1 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero,ymm1[16],zero,ymm1[17],zero,ymm1[18],zero,ymm1[19],zero,ymm1[20],zero,ymm1[21],zero,ymm1[22],zero,ymm1[23],zero,ymm1[24],zero,ymm1[25],zero,ymm1[26],zero,ymm1[27],zero,ymm1[28],zero,ymm1[29],zero,ymm1[30],zero,ymm1[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpsrlvw %zmm1, %zmm0, %zmm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovwb %zmm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpor %ymm0, %ymm2, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: retq
|
2018-05-16 06:11:51 +08:00
|
|
|
;
|
|
|
|
; XOPAVX1-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; XOPAVX1: # %bb.0:
|
|
|
|
; XOPAVX1-NEXT: vpxor %xmm2, %xmm2, %xmm2
|
2018-05-16 16:23:47 +08:00
|
|
|
; XOPAVX1-NEXT: vpshufb %xmm2, %xmm1, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotb %xmm1, %xmm2, %xmm2
|
|
|
|
; XOPAVX1-NEXT: vprotb %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatvar_rotate_v32i8:
|
|
|
|
; XOPAVX2: # %bb.0:
|
2018-05-16 16:23:47 +08:00
|
|
|
; XOPAVX2-NEXT: vpbroadcastb %xmm1, %ymm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm1, %xmm3
|
|
|
|
; XOPAVX2-NEXT: vprotb %xmm3, %xmm2, %xmm2
|
|
|
|
; XOPAVX2-NEXT: vprotb %xmm1, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm2, %ymm0, %ymm0
|
2018-05-16 06:11:51 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%splat = shufflevector <32 x i8> %b, <32 x i8> undef, <32 x i32> zeroinitializer
|
2018-05-16 16:23:47 +08:00
|
|
|
%splat8 = sub <32 x i8> <i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8, i8 8>, %splat
|
2018-05-16 06:11:51 +08:00
|
|
|
%shl = shl <32 x i8> %a, %splat
|
|
|
|
%lshr = lshr <32 x i8> %a, %splat8
|
|
|
|
%or = or <32 x i8> %shl, %lshr
|
|
|
|
ret <32 x i8> %or
|
|
|
|
}
|
|
|
|
|
2015-10-21 04:27:23 +08:00
|
|
|
;
|
|
|
|
; Constant Rotates
|
|
|
|
;
|
|
|
|
|
|
|
|
define <4 x i64> @constant_rotate_v4i64(<4 x i64> %a) nounwind {
|
|
|
|
; AVX1-LABEL: constant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpsllq $60, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllq $50, %xmm1, %xmm3
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm2 = xmm3[0,1,2,3],xmm2[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vpsllq $14, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpsllq $4, %xmm0, %xmm4
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm3 = xmm4[0,1,2,3],xmm3[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm3, %ymm2
|
2017-07-17 18:35:51 +08:00
|
|
|
; AVX1-NEXT: vpsrlq $4, %xmm1, %xmm3
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpsrlq $14, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm1 = xmm1[0,1,2,3],xmm3[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vpsrlq $50, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpsrlq $60, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm0 = xmm0[0,1,2,3],xmm3[4,5,6,7]
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: vorps %ymm0, %ymm2, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: constant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpsllvq {{.*}}(%rip), %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsrlvq {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: constant_rotate_v4i64:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vmovdqa {{.*#+}} ymm1 = [4,14,50,60]
|
|
|
|
; AVX512F-NEXT: vprolvq %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: constant_rotate_v4i64:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprolvq {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: constant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm1 = [4,14,50,60]
|
|
|
|
; AVX512BW-NEXT: vprolvq %zmm1, %zmm0, %zmm0
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: constant_rotate_v4i64:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprolvq {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: constant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2017-07-17 18:35:51 +08:00
|
|
|
; XOPAVX1-NEXT: vprotq {{.*}}(%rip), %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotq {{.*}}(%rip), %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: constant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2017-07-17 18:35:51 +08:00
|
|
|
; XOPAVX2-NEXT: vprotq {{.*}}(%rip), %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotq {{.*}}(%rip), %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <4 x i64> %a, <i64 4, i64 14, i64 50, i64 60>
|
2017-07-17 18:35:51 +08:00
|
|
|
%lshr = lshr <4 x i64> %a, <i64 60, i64 50, i64 14, i64 4>
|
2015-10-21 04:27:23 +08:00
|
|
|
%or = or <4 x i64> %shl, %lshr
|
|
|
|
ret <4 x i64> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <8 x i32> @constant_rotate_v8i32(<8 x i32> %a) nounwind {
|
|
|
|
; AVX1-LABEL: constant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm1 = [256,512,1024,2048]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm1[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm4 = xmm3[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm2, %xmm4, %xmm2
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm1, %xmm3, %xmm1
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm3 = xmm1[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm3 = xmm3[0,1],xmm2[2,3],xmm3[4,5],xmm2[6,7]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm2[0,0,2,2]
|
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm1 = xmm1[0,1],xmm2[2,3],xmm1[4,5],xmm2[6,7]
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm2 = [16,32,64,128]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm3 = xmm2[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm4 = xmm0[1,1,3,3]
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm3, %xmm4, %xmm3
|
|
|
|
; AVX1-NEXT: vpmuludq %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm2 = xmm0[1,1,3,3]
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm2 = xmm2[0,1],xmm3[2,3],xmm2[4,5],xmm3[6,7]
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vpshufd {{.*#+}} xmm3 = xmm3[0,0,2,2]
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpblendw {{.*#+}} xmm0 = xmm0[0,1],xmm3[2,3],xmm0[4,5],xmm3[6,7]
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: constant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX2-NEXT: vpsrlvd {{.*}}(%rip), %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsllvd {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: constant_rotate_v8i32:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vmovdqa {{.*#+}} ymm1 = [4,5,6,7,8,9,10,11]
|
|
|
|
; AVX512F-NEXT: vprolvd %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: constant_rotate_v8i32:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprolvd {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: constant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm1 = [4,5,6,7,8,9,10,11]
|
|
|
|
; AVX512BW-NEXT: vprolvd %zmm1, %zmm0, %zmm0
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: constant_rotate_v8i32:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprolvd {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: constant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2017-07-17 07:11:45 +08:00
|
|
|
; XOPAVX1-NEXT: vprotd {{.*}}(%rip), %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotd {{.*}}(%rip), %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: constant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2017-07-17 07:11:45 +08:00
|
|
|
; XOPAVX2-NEXT: vprotd {{.*}}(%rip), %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotd {{.*}}(%rip), %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <8 x i32> %a, <i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11>
|
|
|
|
%lshr = lshr <8 x i32> %a, <i32 28, i32 27, i32 26, i32 25, i32 24, i32 23, i32 22, i32 21>
|
|
|
|
%or = or <8 x i32> %shl, %lshr
|
|
|
|
ret <8 x i32> %or
|
|
|
|
}
|
|
|
|
|
2016-02-24 19:39:13 +08:00
|
|
|
define <16 x i16> @constant_rotate_v16i16(<16 x i16> %a) nounwind {
|
|
|
|
; AVX1-LABEL: constant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm2 = [256,512,1024,2048,4096,8192,16384,32768]
|
|
|
|
; AVX1-NEXT: vpmulhuw %xmm2, %xmm1, %xmm3
|
|
|
|
; AVX1-NEXT: vpmullw %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm2 = [1,2,4,8,16,32,64,128]
|
|
|
|
; AVX1-NEXT: vpmulhuw %xmm2, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpmullw %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm3, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
2016-02-24 19:39:13 +08:00
|
|
|
; AVX2-LABEL: constant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX2-NEXT: vmovdqa {{.*#+}} ymm1 = [1,2,4,8,16,32,64,128,256,512,1024,2048,4096,8192,16384,32768]
|
|
|
|
; AVX2-NEXT: vpmulhuw %ymm1, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpmullw %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm2, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: constant_rotate_v16i16:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: vmovdqa {{.*#+}} ymm1 = [1,2,4,8,16,32,64,128,256,512,1024,2048,4096,8192,16384,32768]
|
|
|
|
; AVX512F-NEXT: vpmulhuw %ymm1, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpmullw %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpor %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: constant_rotate_v16i16:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vmovdqa {{.*#+}} ymm1 = [1,2,4,8,16,32,64,128,256,512,1024,2048,4096,8192,16384,32768]
|
|
|
|
; AVX512VL-NEXT: vpmulhuw %ymm1, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpmullw %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpor %ymm2, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512BW-LABEL: constant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm1 = [0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]
|
|
|
|
; AVX512BW-NEXT: vmovdqa {{.*#+}} ymm2 = [16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1]
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX512BW-NEXT: vpsrlvw %zmm2, %zmm0, %zmm2
|
|
|
|
; AVX512BW-NEXT: vpsllvw %zmm1, %zmm0, %zmm0
|
|
|
|
; AVX512BW-NEXT: vpor %ymm2, %ymm0, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: constant_rotate_v16i16:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vpsrlvw {{.*}}(%rip), %ymm0, %ymm1
|
|
|
|
; AVX512VLBW-NEXT: vpsllvw {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: vpor %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2016-02-24 19:39:13 +08:00
|
|
|
; XOPAVX1-LABEL: constant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2017-07-17 07:11:45 +08:00
|
|
|
; XOPAVX1-NEXT: vprotw {{.*}}(%rip), %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotw {{.*}}(%rip), %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
2016-02-24 19:39:13 +08:00
|
|
|
; XOPAVX2-LABEL: constant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2017-07-17 07:11:45 +08:00
|
|
|
; XOPAVX2-NEXT: vprotw {{.*}}(%rip), %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotw {{.*}}(%rip), %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <16 x i16> %a, <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7, i16 8, i16 9, i16 10, i16 11, i16 12, i16 13, i16 14, i16 15>
|
|
|
|
%lshr = lshr <16 x i16> %a, <i16 16, i16 15, i16 14, i16 13, i16 12, i16 11, i16 10, i16 9, i16 8, i16 7, i16 6, i16 5, i16 4, i16 3, i16 2, i16 1>
|
|
|
|
%or = or <16 x i16> %shl, %lshr
|
|
|
|
ret <16 x i16> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <32 x i8> @constant_rotate_v32i8(<32 x i8> %a) nounwind {
|
|
|
|
; AVX1-LABEL: constant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm8 = [15,15,15,15,15,15,15,15,15,15,15,15,15,15,15,15]
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpand %xmm8, %xmm2, %xmm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm1, %xmm4
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm9 = [240,240,240,240,240,240,240,240,240,240,240,240,240,240,240,240]
|
|
|
|
; AVX1-NEXT: vpand %xmm9, %xmm4, %xmm4
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm4, %xmm2
|
2017-01-24 19:21:57 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm4 = [8192,24640,41088,57536,57600,41152,24704,8256]
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpblendvb %xmm4, %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $6, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm10 = [3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3]
|
|
|
|
; AVX1-NEXT: vpand %xmm10, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $2, %xmm1, %xmm7
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm11 = [252,252,252,252,252,252,252,252,252,252,252,252,252,252,252,252]
|
|
|
|
; AVX1-NEXT: vpand %xmm11, %xmm7, %xmm7
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm7, %xmm2
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpaddb %xmm4, %xmm4, %xmm7
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpblendvb %xmm7, %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $7, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm5 = [1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1]
|
|
|
|
; AVX1-NEXT: vpand %xmm5, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpaddb %xmm1, %xmm1, %xmm6
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm6, %xmm2
|
|
|
|
; AVX1-NEXT: vpaddb %xmm7, %xmm7, %xmm6
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm6, %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpand %xmm8, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpand %xmm9, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm3, %xmm2
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm4, %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpsrlw $6, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpand %xmm10, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $2, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpand %xmm11, %xmm3, %xmm3
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm3, %xmm2
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm7, %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpsrlw $7, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpand %xmm5, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpaddb %xmm0, %xmm0, %xmm3
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm3, %xmm2
|
|
|
|
; AVX1-NEXT: vpblendvb %xmm6, %xmm2, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: constant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsrlw $4, %ymm0, %ymm1
|
2017-01-24 19:21:57 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsllw $4, %ymm0, %ymm2
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm2, %ymm1
|
2017-01-24 19:21:57 +08:00
|
|
|
; AVX2-NEXT: vmovdqa {{.*#+}} ymm2 = [8192,24640,41088,57536,57600,41152,24704,8256,8192,24640,41088,57536,57600,41152,24704,8256]
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpsrlw $6, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
|
|
|
; AVX2-NEXT: vpsllw $2, %ymm0, %ymm3
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm3, %ymm1
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpaddb %ymm2, %ymm2, %ymm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpaddb %ymm0, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX2-NEXT: vpor %ymm3, %ymm1, %ymm1
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpaddb %ymm2, %ymm2, %ymm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: constant_rotate_v32i8:
|
|
|
|
; AVX512F: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpsrlw $4, %ymm0, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpsllw $4, %ymm0, %ymm2
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX512F-NEXT: vpor %ymm1, %ymm2, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vmovdqa {{.*#+}} ymm2 = [8192,24640,41088,57536,57600,41152,24704,8256,8192,24640,41088,57536,57600,41152,24704,8256]
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpsrlw $6, %ymm0, %ymm1
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
|
|
|
; AVX512F-NEXT: vpsllw $2, %ymm0, %ymm3
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpor %ymm1, %ymm3, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpaddb %ymm2, %ymm2, %ymm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: vpaddb %ymm0, %ymm0, %ymm1
|
|
|
|
; AVX512F-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512F-NEXT: vpor %ymm3, %ymm1, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: vpaddb %ymm2, %ymm2, %ymm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512F-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: constant_rotate_v32i8:
|
|
|
|
; AVX512VL: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpsrlw $4, %ymm0, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpsllw $4, %ymm0, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm2, %ymm2
|
|
|
|
; AVX512VL-NEXT: vpor %ymm1, %ymm2, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vmovdqa {{.*#+}} ymm2 = [8192,24640,41088,57536,57600,41152,24704,8256,8192,24640,41088,57536,57600,41152,24704,8256]
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpsrlw $6, %ymm0, %ymm1
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
|
|
|
; AVX512VL-NEXT: vpsllw $2, %ymm0, %ymm3
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpor %ymm1, %ymm3, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpaddb %ymm2, %ymm2, %ymm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpaddb %ymm0, %ymm0, %ymm1
|
|
|
|
; AVX512VL-NEXT: vpsrlw $7, %ymm0, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm3, %ymm3
|
|
|
|
; AVX512VL-NEXT: vpor %ymm3, %ymm1, %ymm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: vpaddb %ymm2, %ymm2, %ymm2
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VL-NEXT: vpblendvb %ymm2, %ymm1, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512BW-LABEL: constant_rotate_v32i8:
|
|
|
|
; AVX512BW: # %bb.0:
|
|
|
|
; AVX512BW-NEXT: vpmovzxbw {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero,ymm0[16],zero,ymm0[17],zero,ymm0[18],zero,ymm0[19],zero,ymm0[20],zero,ymm0[21],zero,ymm0[22],zero,ymm0[23],zero,ymm0[24],zero,ymm0[25],zero,ymm0[26],zero,ymm0[27],zero,ymm0[28],zero,ymm0[29],zero,ymm0[30],zero,ymm0[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpsrlvw {{.*}}(%rip), %zmm0, %zmm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: vpmovwb %zmm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpsllvw {{.*}}(%rip), %zmm0, %zmm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: vpmovwb %zmm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512BW-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VLBW-LABEL: constant_rotate_v32i8:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vpmovzxbw {{.*#+}} zmm0 = ymm0[0],zero,ymm0[1],zero,ymm0[2],zero,ymm0[3],zero,ymm0[4],zero,ymm0[5],zero,ymm0[6],zero,ymm0[7],zero,ymm0[8],zero,ymm0[9],zero,ymm0[10],zero,ymm0[11],zero,ymm0[12],zero,ymm0[13],zero,ymm0[14],zero,ymm0[15],zero,ymm0[16],zero,ymm0[17],zero,ymm0[18],zero,ymm0[19],zero,ymm0[20],zero,ymm0[21],zero,ymm0[22],zero,ymm0[23],zero,ymm0[24],zero,ymm0[25],zero,ymm0[26],zero,ymm0[27],zero,ymm0[28],zero,ymm0[29],zero,ymm0[30],zero,ymm0[31],zero
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpsrlvw {{.*}}(%rip), %zmm0, %zmm1
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovwb %zmm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpsllvw {{.*}}(%rip), %zmm0, %zmm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: vpmovwb %zmm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512VLBW-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: constant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2017-07-17 07:11:45 +08:00
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vmovdqa {{.*#+}} xmm2 = [0,1,2,3,4,5,6,7,8,7,6,5,4,3,2,1]
|
|
|
|
; XOPAVX1-NEXT: vprotb %xmm2, %xmm1, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vprotb %xmm2, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: constant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2017-07-17 07:11:45 +08:00
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vmovdqa {{.*#+}} xmm2 = [0,1,2,3,4,5,6,7,8,7,6,5,4,3,2,1]
|
|
|
|
; XOPAVX2-NEXT: vprotb %xmm2, %xmm1, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vprotb %xmm2, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <32 x i8> %a, <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1>
|
|
|
|
%lshr = lshr <32 x i8> %a, <i8 8, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 8, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7>
|
|
|
|
%or = or <32 x i8> %shl, %lshr
|
|
|
|
ret <32 x i8> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
;
|
|
|
|
; Uniform Constant Rotates
|
|
|
|
;
|
|
|
|
|
|
|
|
define <4 x i64> @splatconstant_rotate_v4i64(<4 x i64> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpsllq $14, %xmm0, %xmm1
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllq $14, %xmm2, %xmm3
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm3, %ymm1, %ymm1
|
|
|
|
; AVX1-NEXT: vpsrlq $50, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpsrlq $50, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm2, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: vorps %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpsllq $14, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsrlq $50, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm0, %ymm1, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatconstant_rotate_v4i64:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vprolq $14, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatconstant_rotate_v4i64:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprolq $14, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: splatconstant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vprolq $14, %zmm0, %zmm0
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: splatconstant_rotate_v4i64:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprolq $14, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotq $14, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotq $14, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vprotq $14, %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotq $14, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <4 x i64> %a, <i64 14, i64 14, i64 14, i64 14>
|
|
|
|
%lshr = lshr <4 x i64> %a, <i64 50, i64 50, i64 50, i64 50>
|
|
|
|
%or = or <4 x i64> %shl, %lshr
|
|
|
|
ret <4 x i64> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <8 x i32> @splatconstant_rotate_v8i32(<8 x i32> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrld $28, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vpslld $4, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrld $28, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpslld $4, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX2-NEXT: vpsrld $28, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpslld $4, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatconstant_rotate_v8i32:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vprold $4, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatconstant_rotate_v8i32:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprold $4, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: splatconstant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vprold $4, %zmm0, %zmm0
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 killed $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: splatconstant_rotate_v8i32:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprold $4, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotd $4, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotd $4, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vprotd $4, %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotd $4, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <8 x i32> %a, <i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4>
|
|
|
|
%lshr = lshr <8 x i32> %a, <i32 28, i32 28, i32 28, i32 28, i32 28, i32 28, i32 28, i32 28>
|
|
|
|
%or = or <8 x i32> %shl, %lshr
|
|
|
|
ret <8 x i32> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <16 x i16> @splatconstant_rotate_v16i16(<16 x i16> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $9, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $7, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $9, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $7, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX2-NEXT: vpsrlw $9, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsllw $7, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-LABEL: splatconstant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX512-NEXT: vpsrlw $9, %ymm0, %ymm1
|
|
|
|
; AVX512-NEXT: vpsllw $7, %ymm0, %ymm0
|
|
|
|
; AVX512-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: retq
|
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotw $7, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotw $7, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vprotw $7, %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotw $7, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <16 x i16> %a, <i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7, i16 7>
|
|
|
|
%lshr = lshr <16 x i16> %a, <i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9, i16 9>
|
|
|
|
%or = or <16 x i16> %shl, %lshr
|
|
|
|
ret <16 x i16> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <32 x i8> @splatconstant_rotate_v32i8(<32 x i8> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm1, %xmm2
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm3 = [15,15,15,15,15,15,15,15,15,15,15,15,15,15,15,15]
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpand %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm4 = [240,240,240,240,240,240,240,240,240,240,240,240,240,240,240,240]
|
|
|
|
; AVX1-NEXT: vpand %xmm4, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpand %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpand %xmm4, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsrlw $4, %ymm0, %ymm1
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsllw $4, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-LABEL: splatconstant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512-NEXT: vpsrlw $4, %ymm0, %ymm1
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512-NEXT: vpsllw $4, %ymm0, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: retq
|
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotb $4, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotb $4, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vprotb $4, %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotb $4, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <32 x i8> %a, <i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4>
|
|
|
|
%lshr = lshr <32 x i8> %a, <i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4>
|
|
|
|
%or = or <32 x i8> %shl, %lshr
|
|
|
|
ret <32 x i8> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
;
|
|
|
|
; Masked Uniform Constant Rotates
|
|
|
|
;
|
|
|
|
|
|
|
|
define <4 x i64> @splatconstant_rotate_mask_v4i64(<4 x i64> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_mask_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2017-09-26 03:26:08 +08:00
|
|
|
; AVX1-NEXT: vpsrlq $49, %xmm0, %xmm1
|
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vpsrlq $49, %xmm0, %xmm0
|
2017-09-26 03:26:08 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-25 02:44:52 +08:00
|
|
|
; AVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_mask_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpsrlq $49, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatconstant_rotate_mask_v4i64:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vprolq $15, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatconstant_rotate_mask_v4i64:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprolq $15, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: splatconstant_rotate_mask_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vprolq $15, %zmm0, %zmm0
|
|
|
|
; AVX512BW-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: splatconstant_rotate_mask_v4i64:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprolq $15, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_mask_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-25 02:44:52 +08:00
|
|
|
; XOPAVX1-NEXT: vprotq $15, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotq $15, %xmm0, %xmm0
|
2015-10-25 02:44:52 +08:00
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
|
|
|
; XOPAVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_mask_v4i64:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vprotq $15, %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotq $15, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <4 x i64> %a, <i64 15, i64 15, i64 15, i64 15>
|
|
|
|
%lshr = lshr <4 x i64> %a, <i64 49, i64 49, i64 49, i64 49>
|
2015-10-25 02:44:52 +08:00
|
|
|
%rmask = and <4 x i64> %lshr, <i64 255, i64 127, i64 127, i64 255>
|
|
|
|
%lmask = and <4 x i64> %shl, <i64 33, i64 65, i64 129, i64 257>
|
2015-10-21 04:27:23 +08:00
|
|
|
%or = or <4 x i64> %lmask, %rmask
|
|
|
|
ret <4 x i64> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <8 x i32> @splatconstant_rotate_mask_v8i32(<8 x i32> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_mask_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrld $28, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vpslld $4, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrld $28, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpslld $4, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_mask_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-05-21 17:45:59 +08:00
|
|
|
; AVX2-NEXT: vpsrld $28, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpslld $4, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2015-10-25 02:44:52 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512F-LABEL: splatconstant_rotate_mask_v8i32:
|
|
|
|
; AVX512F: # %bb.0:
|
|
|
|
; AVX512F-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
|
|
|
; AVX512F-NEXT: vprold $4, %zmm0, %zmm0
|
|
|
|
; AVX512F-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512F-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX512VL-LABEL: splatconstant_rotate_mask_v8i32:
|
|
|
|
; AVX512VL: # %bb.0:
|
|
|
|
; AVX512VL-NEXT: vprold $4, %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VL-NEXT: retq
|
|
|
|
;
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-LABEL: splatconstant_rotate_mask_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512BW: # %bb.0:
|
2018-02-01 06:04:26 +08:00
|
|
|
; AVX512BW-NEXT: # kill: def $ymm0 killed $ymm0 def $zmm0
|
2017-07-17 22:11:30 +08:00
|
|
|
; AVX512BW-NEXT: vprold $4, %zmm0, %zmm0
|
|
|
|
; AVX512BW-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512BW-NEXT: retq
|
|
|
|
;
|
2018-06-28 00:00:53 +08:00
|
|
|
; AVX512VLBW-LABEL: splatconstant_rotate_mask_v8i32:
|
|
|
|
; AVX512VLBW: # %bb.0:
|
|
|
|
; AVX512VLBW-NEXT: vprold $4, %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512VLBW-NEXT: retq
|
2017-02-11 02:06:11 +08:00
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_mask_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotd $4, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotd $4, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_mask_v8i32:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-25 02:44:52 +08:00
|
|
|
; XOPAVX2-NEXT: vprotd $4, %xmm0, %xmm1
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotd $4, %xmm0, %xmm0
|
2015-10-25 02:44:52 +08:00
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
|
|
|
; XOPAVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <8 x i32> %a, <i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4, i32 4>
|
|
|
|
%lshr = lshr <8 x i32> %a, <i32 28, i32 28, i32 28, i32 28, i32 28, i32 28, i32 28, i32 28>
|
2015-10-25 02:44:52 +08:00
|
|
|
%rmask = and <8 x i32> %lshr, <i32 3, i32 7, i32 15, i32 31, i32 63, i32 127, i32 255, i32 511>
|
|
|
|
%lmask = and <8 x i32> %shl, <i32 511, i32 255, i32 127, i32 63, i32 31, i32 15, i32 7, i32 3>
|
2015-10-21 04:27:23 +08:00
|
|
|
%or = or <8 x i32> %lmask, %rmask
|
|
|
|
ret <8 x i32> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <16 x i16> @splatconstant_rotate_mask_v16i16(<16 x i16> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_mask_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $11, %xmm1, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $5, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $11, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $5, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_mask_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX2-NEXT: vpsrlw $11, %ymm0, %ymm1
|
|
|
|
; AVX2-NEXT: vpsllw $5, %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-LABEL: splatconstant_rotate_mask_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512: # %bb.0:
|
2018-06-09 01:58:42 +08:00
|
|
|
; AVX512-NEXT: vpsrlw $11, %ymm0, %ymm1
|
|
|
|
; AVX512-NEXT: vpsllw $5, %ymm0, %ymm0
|
|
|
|
; AVX512-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512-NEXT: retq
|
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_mask_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotw $5, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotw $5, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_mask_v16i16:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vprotw $5, %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotw $5, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <16 x i16> %a, <i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5, i16 5>
|
|
|
|
%lshr = lshr <16 x i16> %a, <i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11, i16 11>
|
|
|
|
%rmask = and <16 x i16> %lshr, <i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55, i16 55>
|
|
|
|
%lmask = and <16 x i16> %shl, <i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33, i16 33>
|
|
|
|
%or = or <16 x i16> %lmask, %rmask
|
|
|
|
ret <16 x i16> %or
|
|
|
|
}
|
|
|
|
|
|
|
|
define <32 x i8> @splatconstant_rotate_mask_v32i8(<32 x i8> %a) nounwind {
|
|
|
|
; AVX1-LABEL: splatconstant_rotate_mask_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX1: # %bb.0:
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vextractf128 $1, %ymm0, %xmm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm1, %xmm2
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm3 = [15,15,15,15,15,15,15,15,15,15,15,15,15,15,15,15]
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX1-NEXT: vpand %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vmovdqa {{.*#+}} xmm4 = [240,240,240,240,240,240,240,240,240,240,240,240,240,240,240,240]
|
|
|
|
; AVX1-NEXT: vpand %xmm4, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm1, %xmm1
|
|
|
|
; AVX1-NEXT: vpsrlw $4, %xmm0, %xmm2
|
|
|
|
; AVX1-NEXT: vpand %xmm3, %xmm2, %xmm2
|
|
|
|
; AVX1-NEXT: vpsllw $4, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpand %xmm4, %xmm0, %xmm0
|
|
|
|
; AVX1-NEXT: vpor %xmm2, %xmm0, %xmm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX1-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; AVX2-LABEL: splatconstant_rotate_mask_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX2: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsrlw $4, %ymm0, %ymm1
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpsllw $4, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX2-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; AVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX2-NEXT: retq
|
|
|
|
;
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-LABEL: splatconstant_rotate_mask_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; AVX512: # %bb.0:
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512-NEXT: vpsrlw $4, %ymm0, %ymm1
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: vpand {{.*}}(%rip), %ymm1, %ymm1
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512-NEXT: vpsllw $4, %ymm0, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
2018-06-29 17:36:39 +08:00
|
|
|
; AVX512-NEXT: vpor %ymm1, %ymm0, %ymm0
|
2017-02-11 02:06:11 +08:00
|
|
|
; AVX512-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; AVX512-NEXT: retq
|
|
|
|
;
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-LABEL: splatconstant_rotate_mask_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX1: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX1-NEXT: vprotb $4, %xmm0, %xmm1
|
|
|
|
; XOPAVX1-NEXT: vextractf128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vprotb $4, %xmm0, %xmm0
|
|
|
|
; XOPAVX1-NEXT: vinsertf128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX1-NEXT: vandps {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; XOPAVX1-NEXT: retq
|
|
|
|
;
|
|
|
|
; XOPAVX2-LABEL: splatconstant_rotate_mask_v32i8:
|
2017-12-05 01:18:51 +08:00
|
|
|
; XOPAVX2: # %bb.0:
|
2015-10-24 21:17:26 +08:00
|
|
|
; XOPAVX2-NEXT: vprotb $4, %xmm0, %xmm1
|
|
|
|
; XOPAVX2-NEXT: vextracti128 $1, %ymm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vprotb $4, %xmm0, %xmm0
|
|
|
|
; XOPAVX2-NEXT: vinserti128 $1, %xmm0, %ymm1, %ymm0
|
2015-10-21 04:27:23 +08:00
|
|
|
; XOPAVX2-NEXT: vpand {{.*}}(%rip), %ymm0, %ymm0
|
|
|
|
; XOPAVX2-NEXT: retq
|
|
|
|
%shl = shl <32 x i8> %a, <i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4>
|
|
|
|
%lshr = lshr <32 x i8> %a, <i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4, i8 4>
|
|
|
|
%rmask = and <32 x i8> %lshr, <i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55, i8 55>
|
|
|
|
%lmask = and <32 x i8> %shl, <i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33, i8 33>
|
|
|
|
%or = or <32 x i8> %lmask, %rmask
|
|
|
|
ret <32 x i8> %or
|
|
|
|
}
|