llvm-project/llvm/test/MC/Hexagon/ro-cc9.s

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

8 lines
202 B
ArmAsm
Raw Normal View History

# RUN: not llvm-mc -arch=hexagon -filetype=asm %s 2> %t; FileCheck %s < %t
#
# Check that changes to a read-only register is caught.
{ c9:8 = r1:0 }
# CHECK: error: Cannot write to read-only register