2017-03-02 04:18:14 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
|
|
; RUN: llc %s -mtriple=x86_64-unknown-linux-gnu -mcpu=corei7 -o - | FileCheck %s
|
|
|
|
|
2017-05-11 07:56:21 +08:00
|
|
|
|
2017-03-02 04:18:14 +08:00
|
|
|
target triple = "x86_64-unknown-linux-gnu"
|
|
|
|
|
|
|
|
define void @merge_double(double* noalias nocapture %st, double* noalias nocapture readonly %ld) #0 {
|
|
|
|
; CHECK-LABEL: merge_double:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: # %bb.0:
|
2017-05-11 07:56:21 +08:00
|
|
|
; CHECK-NEXT: movsd {{.*#+}} xmm0 = mem[0],zero
|
|
|
|
; CHECK-NEXT: movsd {{.*#+}} xmm1 = mem[0],zero
|
|
|
|
; CHECK-NEXT: movsd %xmm0, (%rdi)
|
|
|
|
; CHECK-NEXT: movsd %xmm1, 8(%rdi)
|
|
|
|
; CHECK-NEXT: movsd %xmm0, 16(%rdi)
|
|
|
|
; CHECK-NEXT: movsd %xmm1, 24(%rdi)
|
2017-03-02 04:18:14 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
%ld_idx1 = getelementptr inbounds double, double* %ld, i64 1
|
|
|
|
%ld0 = load double, double* %ld, align 8, !tbaa !2
|
|
|
|
%ld1 = load double, double* %ld_idx1, align 8, !tbaa !2
|
|
|
|
|
|
|
|
%st_idx1 = getelementptr inbounds double, double* %st, i64 1
|
|
|
|
%st_idx2 = getelementptr inbounds double, double* %st, i64 2
|
|
|
|
%st_idx3 = getelementptr inbounds double, double* %st, i64 3
|
|
|
|
|
|
|
|
store double %ld0, double* %st, align 8, !tbaa !2
|
|
|
|
store double %ld1, double* %st_idx1, align 8, !tbaa !2
|
|
|
|
store double %ld0, double* %st_idx2, align 8, !tbaa !2
|
|
|
|
store double %ld1, double* %st_idx3, align 8, !tbaa !2
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
define void @merge_loadstore_int(i64* noalias nocapture readonly %p, i64* noalias nocapture %q) local_unnamed_addr #0 {
|
|
|
|
; CHECK-LABEL: merge_loadstore_int:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: # %bb.0: # %entry
|
2017-05-11 07:56:21 +08:00
|
|
|
; CHECK-NEXT: movq (%rdi), %rax
|
|
|
|
; CHECK-NEXT: movq 8(%rdi), %rcx
|
|
|
|
; CHECK-NEXT: movq %rax, (%rsi)
|
|
|
|
; CHECK-NEXT: movq %rcx, 8(%rsi)
|
|
|
|
; CHECK-NEXT: movq %rax, 16(%rsi)
|
|
|
|
; CHECK-NEXT: movq %rcx, 24(%rsi)
|
2017-03-02 04:18:14 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%0 = load i64, i64* %p, align 8, !tbaa !1
|
|
|
|
%arrayidx1 = getelementptr inbounds i64, i64* %p, i64 1
|
|
|
|
%1 = load i64, i64* %arrayidx1, align 8, !tbaa !1
|
|
|
|
store i64 %0, i64* %q, align 8, !tbaa !1
|
|
|
|
%arrayidx3 = getelementptr inbounds i64, i64* %q, i64 1
|
|
|
|
store i64 %1, i64* %arrayidx3, align 8, !tbaa !1
|
|
|
|
%arrayidx4 = getelementptr inbounds i64, i64* %q, i64 2
|
|
|
|
store i64 %0, i64* %arrayidx4, align 8, !tbaa !1
|
|
|
|
%arrayidx5 = getelementptr inbounds i64, i64* %q, i64 3
|
|
|
|
store i64 %1, i64* %arrayidx5, align 8, !tbaa !1
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
define i64 @merge_loadstore_int_with_extra_use(i64* noalias nocapture readonly %p, i64* noalias nocapture %q) local_unnamed_addr #0 {
|
|
|
|
; CHECK-LABEL: merge_loadstore_int_with_extra_use:
|
2017-12-05 01:18:51 +08:00
|
|
|
; CHECK: # %bb.0: # %entry
|
2017-03-02 04:18:14 +08:00
|
|
|
; CHECK-NEXT: movq (%rdi), %rax
|
2017-05-11 07:56:21 +08:00
|
|
|
; CHECK-NEXT: movq 8(%rdi), %rcx
|
|
|
|
; CHECK-NEXT: movq %rax, (%rsi)
|
|
|
|
; CHECK-NEXT: movq %rcx, 8(%rsi)
|
|
|
|
; CHECK-NEXT: movq %rax, 16(%rsi)
|
|
|
|
; CHECK-NEXT: movq %rcx, 24(%rsi)
|
2017-03-02 04:18:14 +08:00
|
|
|
; CHECK-NEXT: retq
|
|
|
|
entry:
|
|
|
|
%0 = load i64, i64* %p, align 8, !tbaa !1
|
|
|
|
%arrayidx1 = getelementptr inbounds i64, i64* %p, i64 1
|
|
|
|
%1 = load i64, i64* %arrayidx1, align 8, !tbaa !1
|
|
|
|
store i64 %0, i64* %q, align 8, !tbaa !1
|
|
|
|
%arrayidx3 = getelementptr inbounds i64, i64* %q, i64 1
|
|
|
|
store i64 %1, i64* %arrayidx3, align 8, !tbaa !1
|
|
|
|
%arrayidx4 = getelementptr inbounds i64, i64* %q, i64 2
|
|
|
|
store i64 %0, i64* %arrayidx4, align 8, !tbaa !1
|
|
|
|
%arrayidx5 = getelementptr inbounds i64, i64* %q, i64 3
|
|
|
|
store i64 %1, i64* %arrayidx5, align 8, !tbaa !1
|
|
|
|
ret i64 %0
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
attributes #0 = { "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" }
|
|
|
|
|
|
|
|
|
|
|
|
!0 = !{!"clang version 5.0.0 (trunk 296467) (llvm/trunk 296476)"}
|
|
|
|
!1 = !{!2, !2, i64 0}
|
|
|
|
!2 = !{!"double", !3, i64 0}
|
|
|
|
!3 = !{!"omnipotent char", !4, i64 0}
|
|
|
|
!4 = !{!"Simple C/C++ TBAA"}
|