forked from OSchip/llvm-project
30 lines
911 B
LLVM
30 lines
911 B
LLVM
|
; REQUIRES: asserts
|
||
|
|
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=cortex-a57 -misched-postra -enable-misched -verify-misched -debug-only=machine-scheduler -o - 2>&1 > /dev/null | FileCheck %s
|
||
|
|
; N=3 STMIB should have latency 2cyc
|
||
|
|
|
||
|
|
; CHECK: ********** MI Scheduling **********
|
||
|
|
; We need second, post-ra scheduling to have STM instruction combined from single-stores
|
||
|
|
; CHECK: ********** MI Scheduling **********
|
||
|
|
; CHECK: schedule starting
|
||
|
|
; CHECK: STMIB
|
||
|
|
; CHECK: rdefs left
|
||
|
|
; CHECK-NEXT: Latency : 2
|
||
|
|
|
||
|
|
define i32 @test_stm(i32 %v0, i32 %v1, i32* %addr) {
|
||
|
|
|
||
|
|
%addr.1 = getelementptr i32, i32* %addr, i32 1
|
||
|
|
store i32 %v0, i32* %addr.1
|
||
|
|
|
||
|
|
%addr.2 = getelementptr i32, i32* %addr, i32 2
|
||
|
|
store i32 %v1, i32* %addr.2
|
||
|
|
|
||
|
|
%addr.3 = getelementptr i32, i32* %addr, i32 3
|
||
|
|
%val = ptrtoint i32* %addr to i32
|
||
|
|
store i32 %val, i32* %addr.3
|
||
|
|
|
||
|
|
%rv = add i32 %v0, %v1
|
||
|
|
|
||
|
|
ret i32 %rv
|
||
|
|
}
|
||
|
|
|