maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/ARM/uxt_rot.ll

33 lines
622 B
LLVM
Raw Normal View History

ARM: fixup more tests to specify the target more explicitly This changes the tests that were targeting ARM EABI to explicitly specify the environment rather than relying on the default. This breaks with the new Windows on ARM support when running the tests on Windows where the default environment is no longer EABI. Take the opportunity to avoid a pointless redirect (helps when trying to debug with providing a command line invocation which can be copy and pasted) and removing a few greps in favour of FileCheck. llvm-svn: 205541
2014-04-04 00:01:44 +08:00
; RUN: llc -mtriple=arm-eabi -mattr=+v6 %s -o - | FileCheck %s
ARM test cases contributed by Apple. llvm-svn: 33354
2007-01-19 17:20:23 +08:00
manually upgrade a bunch of tests to modern syntax, and remove some that are either unreduced or only test old syntax. llvm-svn: 133228
2011-06-17 11:14:27 +08:00
define zeroext i8 @test1(i32 %A.u) {
ARM test cases contributed by Apple. llvm-svn: 33354
2007-01-19 17:20:23 +08:00
%B.u = trunc i32 %A.u to i8
ret i8 %B.u
}
manually upgrade a bunch of tests to modern syntax, and remove some that are either unreduced or only test old syntax. llvm-svn: 133228
2011-06-17 11:14:27 +08:00
define zeroext i32 @test2(i32 %A.u, i32 %B.u) {
ARM test cases contributed by Apple. llvm-svn: 33354
2007-01-19 17:20:23 +08:00
%C.u = trunc i32 %B.u to i8
%D.u = zext i8 %C.u to i32
%E.u = add i32 %A.u, %D.u
ret i32 %E.u
}
manually upgrade a bunch of tests to modern syntax, and remove some that are either unreduced or only test old syntax. llvm-svn: 133228
2011-06-17 11:14:27 +08:00
define zeroext i32 @test3(i32 %A.u) {
Changes to support making the shift instructions be true BinaryOperators. This feature is needed in order to support shifts of more than 255 bits on large integer types. This changes the syntax for llvm assembly to make shl, ashr and lshr instructions look like a binary operator: shl i32 %X, 1 instead of shl i32 %X, i8 1 Additionally, this should help a few passes perform additional optimizations. llvm-svn: 33776
2007-02-02 10:16:23 +08:00
%B.u = lshr i32 %A.u, 8
%C.u = shl i32 %A.u, 24
ARM test cases contributed by Apple. llvm-svn: 33354
2007-01-19 17:20:23 +08:00
%D.u = or i32 %B.u, %C.u
%E.u = trunc i32 %D.u to i16
%F.u = zext i16 %E.u to i32
ret i32 %F.u
}
ARM: fixup more tests to specify the target more explicitly This changes the tests that were targeting ARM EABI to explicitly specify the environment rather than relying on the default. This breaks with the new Windows on ARM support when running the tests on Windows where the default environment is no longer EABI. Take the opportunity to avoid a pointless redirect (helps when trying to debug with providing a command line invocation which can be copy and pasted) and removing a few greps in favour of FileCheck. llvm-svn: 205541
2014-04-04 00:01:44 +08:00
; CHECK: uxtb
; CHECK-NOT: uxtb
; CHECK: uxtab
; CHECK-NOT: uxtab
; CHECK: uxth
; CHECK-NOT: uxth