maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/ARM/PR32721_ifcvt_triangle_unan...

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

24 lines
381 B
Plaintext
Raw Normal View History

[ARM] Update ifcvt test target triples and opcodes. NFC Some of the instructions in these tests were technically invalid combinations (using ARM opcodes in Thumb mode, for example). Update the targets and the instructions used to be more correct.
2020-01-02 19:43:37 +08:00
# RUN: llc -mtriple=armv7-apple-ios -run-pass=if-converter %s -o - | FileCheck %s
[IfConversion] Add testcases [NFC] These tests should have been included in r310697 / D34099 but apparently I missed them. llvm-svn: 313737
2017-09-20 16:23:29 +08:00
---
name: foo
body: |
bb.0:
B %bb.2
bb.1:
BX_RET 14, 0
bb.2:
Followup on Proposal to move MIR physical register namespace to '$' sigil. Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
2018-02-01 06:04:26 +08:00
Bcc %bb.1, 1, $cpsr
[IfConversion] Add testcases [NFC] These tests should have been included in r310697 / D34099 but apparently I missed them. llvm-svn: 313737
2017-09-20 16:23:29 +08:00
bb.3:
B %bb.1
...
# We should get a single block containing the BX_RET, with no successors at all
# CHECK: body:
# CHECK-NEXT: bb.0:
# CHECK-NEXT: BX_RET