2016-05-06 04:07:37 +08:00
|
|
|
;RUN: llc < %s -march=amdgcn -verify-machineinstrs | FileCheck --check-prefix=SI --check-prefix=FUNC %s
|
2020-07-30 19:56:06 +08:00
|
|
|
;RUN: llc < %s -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs | FileCheck --check-prefix=VI --check-prefix=FUNC %s
|
2016-05-06 04:07:37 +08:00
|
|
|
;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck --check-prefix=EG --check-prefix=FUNC %s
|
2015-07-14 22:15:03 +08:00
|
|
|
|
2016-05-18 23:48:44 +08:00
|
|
|
; FUNC-LABEL: {{^}}test_select_v2i32:
|
2013-05-10 10:09:24 +08:00
|
|
|
|
2016-05-18 23:48:44 +08:00
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Z
|
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Y
|
2013-06-25 21:55:54 +08:00
|
|
|
|
2020-07-30 19:56:06 +08:00
|
|
|
; VI: s_cmp_gt_i32
|
|
|
|
; VI: s_cselect_b32
|
|
|
|
; VI: s_cmp_gt_i32
|
|
|
|
; VI: s_cselect_b32
|
|
|
|
|
|
|
|
; SI: v_cmp_gt_i32_e32 vcc
|
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cmp_gt_i32_e32 vcc
|
|
|
|
; SI: v_cndmask_b32_e32
|
2013-07-19 05:43:53 +08:00
|
|
|
|
2017-03-22 05:39:51 +08:00
|
|
|
define amdgpu_kernel void @test_select_v2i32(<2 x i32> addrspace(1)* %out, <2 x i32> addrspace(1)* %in0, <2 x i32> addrspace(1)* %in1, <2 x i32> %val) {
|
2013-06-25 21:55:54 +08:00
|
|
|
entry:
|
2016-05-18 23:48:44 +08:00
|
|
|
%load0 = load <2 x i32>, <2 x i32> addrspace(1)* %in0
|
|
|
|
%load1 = load <2 x i32>, <2 x i32> addrspace(1)* %in1
|
|
|
|
%cmp = icmp sgt <2 x i32> %load0, %load1
|
|
|
|
%result = select <2 x i1> %cmp, <2 x i32> %val, <2 x i32> %load0
|
2013-06-25 21:55:54 +08:00
|
|
|
store <2 x i32> %result, <2 x i32> addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2016-05-18 23:48:44 +08:00
|
|
|
; FUNC-LABEL: {{^}}test_select_v2f32:
|
2015-07-14 22:15:03 +08:00
|
|
|
|
2016-05-18 23:48:44 +08:00
|
|
|
; EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
; EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
2013-07-19 05:43:35 +08:00
|
|
|
|
2017-07-07 04:57:05 +08:00
|
|
|
; SI: v_cmp_neq_f32_e32 vcc
|
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cmp_neq_f32_e32 vcc
|
|
|
|
; SI: v_cndmask_b32_e32
|
2013-07-19 05:43:53 +08:00
|
|
|
|
2017-03-22 05:39:51 +08:00
|
|
|
define amdgpu_kernel void @test_select_v2f32(<2 x float> addrspace(1)* %out, <2 x float> addrspace(1)* %in0, <2 x float> addrspace(1)* %in1) {
|
2013-07-19 05:43:35 +08:00
|
|
|
entry:
|
2015-02-28 05:17:42 +08:00
|
|
|
%0 = load <2 x float>, <2 x float> addrspace(1)* %in0
|
|
|
|
%1 = load <2 x float>, <2 x float> addrspace(1)* %in1
|
2013-09-28 10:50:50 +08:00
|
|
|
%cmp = fcmp une <2 x float> %0, %1
|
2013-07-19 05:43:35 +08:00
|
|
|
%result = select <2 x i1> %cmp, <2 x float> %0, <2 x float> %1
|
|
|
|
store <2 x float> %result, <2 x float> addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
2015-07-14 22:15:03 +08:00
|
|
|
;FUNC-LABEL: {{^}}test_select_v4i32:
|
|
|
|
|
2016-05-18 23:48:44 +08:00
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[4].X
|
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].W
|
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Z
|
|
|
|
; EG-DAG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW]}}, KC0[3].Y
|
2013-05-10 10:09:24 +08:00
|
|
|
|
2020-07-30 19:56:06 +08:00
|
|
|
; VI: s_cselect_b32
|
|
|
|
; VI: s_cselect_b32
|
|
|
|
; VI: s_cselect_b32
|
|
|
|
; VI: s_cselect_b32
|
|
|
|
|
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cndmask_b32_e32
|
2013-07-19 05:43:53 +08:00
|
|
|
|
2017-03-22 05:39:51 +08:00
|
|
|
define amdgpu_kernel void @test_select_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> addrspace(1)* %in0, <4 x i32> addrspace(1)* %in1, <4 x i32> %val) {
|
2013-05-10 10:09:24 +08:00
|
|
|
entry:
|
2016-05-18 23:48:44 +08:00
|
|
|
%load0 = load <4 x i32>, <4 x i32> addrspace(1)* %in0
|
|
|
|
%load1 = load <4 x i32>, <4 x i32> addrspace(1)* %in1
|
|
|
|
%cmp = icmp sgt <4 x i32> %load0, %load1
|
|
|
|
%result = select <4 x i1> %cmp, <4 x i32> %val, <4 x i32> %load0
|
2013-05-10 10:09:24 +08:00
|
|
|
store <4 x i32> %result, <4 x i32> addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|
2013-07-19 05:43:35 +08:00
|
|
|
|
2015-07-14 22:15:03 +08:00
|
|
|
;FUNC-LABEL: {{^}}test_select_v4f32:
|
2015-02-04 05:53:27 +08:00
|
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
;EG: CNDE_INT {{\** *}}T{{[0-9]+\.[XYZW], PV\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
2013-07-19 05:43:35 +08:00
|
|
|
|
2017-07-07 04:57:05 +08:00
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cndmask_b32_e32
|
|
|
|
; SI: v_cndmask_b32_e32
|
2017-03-22 05:39:51 +08:00
|
|
|
define amdgpu_kernel void @test_select_v4f32(<4 x float> addrspace(1)* %out, <4 x float> addrspace(1)* %in0, <4 x float> addrspace(1)* %in1) {
|
2013-07-19 05:43:35 +08:00
|
|
|
entry:
|
2015-02-28 05:17:42 +08:00
|
|
|
%0 = load <4 x float>, <4 x float> addrspace(1)* %in0
|
|
|
|
%1 = load <4 x float>, <4 x float> addrspace(1)* %in1
|
2013-09-28 10:50:50 +08:00
|
|
|
%cmp = fcmp une <4 x float> %0, %1
|
2013-07-19 05:43:35 +08:00
|
|
|
%result = select <4 x i1> %cmp, <4 x float> %0, <4 x float> %1
|
|
|
|
store <4 x float> %result, <4 x float> addrspace(1)* %out
|
|
|
|
ret void
|
|
|
|
}
|