forked from OSchip/llvm-project
42 lines
1.1 KiB
Plaintext
42 lines
1.1 KiB
Plaintext
|
# RUN: llc -march=hexagon -run-pass expand-condsets -o - %s -verify-machineinstrs | FileCheck %s
|
||
|
|
|
||
|
|
# CHECK-LABEL: name: fred
|
||
|
|
|
||
|
|
# Make sure that <def,read-undef> is accounted for when validating moves
|
||
|
|
# during predication. In the code below, %2.subreg_hireg is invalidated
|
||
|
|
# by the C2_mux instruction, and so predicating the A2_addi as an argument
|
||
|
|
# to the C2_muxir should not happen.
|
||
|
|
|
||
|
|
--- |
|
||
|
|
define void @fred() { ret void }
|
||
|
|
|
||
|
|
...
|
||
|
|
---
|
||
|
|
|
||
|
|
name: fred
|
||
|
|
tracksRegLiveness: true
|
||
|
|
registers:
|
||
|
|
- { id: 0, class: predregs }
|
||
|
|
- { id: 1, class: intregs }
|
||
|
|
- { id: 2, class: doubleregs }
|
||
|
|
- { id: 3, class: intregs }
|
||
|
|
liveins:
|
||
|
|
- { reg: '%p0', virtual-reg: '%0' }
|
||
|
|
- { reg: '%r0', virtual-reg: '%1' }
|
||
|
|
- { reg: '%d0', virtual-reg: '%2' }
|
||
|
|
|
||
|
|
body: |
|
||
|
|
bb.0:
|
||
|
|
liveins: %r0, %d0, %p0
|
||
|
|
%0 = COPY %p0
|
||
|
|
%1 = COPY %r0
|
||
|
|
%2 = COPY %d0
|
||
|
|
; Check that this instruction is unchanged (remains unpredicated)
|
||
|
|
; CHECK: %3 = A2_addi %2.subreg_hireg, 1
|
||
|
|
%3 = A2_addi %2.subreg_hireg, 1
|
||
|
|
undef %2.subreg_loreg = C2_mux %0, %2.subreg_loreg, %1
|
||
|
|
%2.subreg_hireg = C2_muxir %0, %3, 0
|
||
|
|
|
||
|
|
...
|
||
|
|
|