forked from OSchip/llvm-project
108 lines
4.8 KiB
C
108 lines
4.8 KiB
C
|
//===- XCoreInstrInfo.h - XCore Instruction Information ---------*- C++ -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// This file contains the XCore implementation of the TargetInstrInfo class.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
#ifndef XCOREINSTRUCTIONINFO_H
|
||
|
|
#define XCOREINSTRUCTIONINFO_H
|
||
|
|
|
||
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
||
|
|
#include "XCoreRegisterInfo.h"
|
||
|
|
|
||
|
|
namespace llvm {
|
||
|
|
|
||
|
|
class XCoreInstrInfo : public TargetInstrInfoImpl {
|
||
|
|
const XCoreRegisterInfo RI;
|
||
|
|
public:
|
||
|
|
XCoreInstrInfo(void);
|
||
|
|
|
||
|
|
/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
|
||
|
|
/// such, whenever a client has an instance of instruction info, it should
|
||
|
|
/// always be able to get register info as well (through this method).
|
||
|
|
///
|
||
|
|
virtual const TargetRegisterInfo &getRegisterInfo() const { return RI; }
|
||
|
|
|
||
|
|
/// Return true if the instruction is a register to register move and
|
||
|
|
/// leave the source and dest operands in the passed parameters.
|
||
|
|
///
|
||
|
|
virtual bool isMoveInstr(const MachineInstr &MI,
|
||
|
|
unsigned &SrcReg, unsigned &DstReg) const;
|
||
|
|
|
||
|
|
/// isLoadFromStackSlot - If the specified machine instruction is a direct
|
||
|
|
/// load from a stack slot, return the virtual or physical register number of
|
||
|
|
/// the destination along with the FrameIndex of the loaded stack slot. If
|
||
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
||
|
|
/// any side effects other than loading from the stack slot.
|
||
|
|
virtual unsigned isLoadFromStackSlot(MachineInstr *MI, int &FrameIndex) const;
|
||
|
|
|
||
|
|
/// isStoreToStackSlot - If the specified machine instruction is a direct
|
||
|
|
/// store to a stack slot, return the virtual or physical register number of
|
||
|
|
/// the source reg along with the FrameIndex of the loaded stack slot. If
|
||
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
||
|
|
/// any side effects other than storing to the stack slot.
|
||
|
|
virtual unsigned isStoreToStackSlot(MachineInstr *MI, int &FrameIndex) const;
|
||
|
|
|
||
|
|
virtual bool isInvariantLoad(MachineInstr *MI) const;
|
||
|
|
|
||
|
|
virtual bool AnalyzeBranch(MachineBasicBlock &MBB, MachineBasicBlock *&TBB,
|
||
|
|
MachineBasicBlock *&FBB,
|
||
|
|
SmallVectorImpl<MachineOperand> &Cond) const;
|
||
|
|
|
||
|
|
virtual unsigned InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB,
|
||
|
|
MachineBasicBlock *FBB,
|
||
|
|
const SmallVectorImpl<MachineOperand> &Cond) const;
|
||
|
|
|
||
|
|
virtual unsigned RemoveBranch(MachineBasicBlock &MBB) const;
|
||
|
|
|
||
|
|
virtual bool copyRegToReg(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator I,
|
||
|
|
unsigned DestReg, unsigned SrcReg,
|
||
|
|
const TargetRegisterClass *DestRC,
|
||
|
|
const TargetRegisterClass *SrcRC) const;
|
||
|
|
|
||
|
|
virtual void storeRegToStackSlot(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator MI,
|
||
|
|
unsigned SrcReg, bool isKill, int FrameIndex,
|
||
|
|
const TargetRegisterClass *RC) const;
|
||
|
|
|
||
|
|
virtual void storeRegToAddr(MachineFunction &MF, unsigned SrcReg, bool isKill,
|
||
|
|
SmallVectorImpl<MachineOperand> &Addr,
|
||
|
|
const TargetRegisterClass *RC,
|
||
|
|
SmallVectorImpl<MachineInstr*> &NewMIs) const;
|
||
|
|
|
||
|
|
virtual void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator MI,
|
||
|
|
unsigned DestReg, int FrameIndex,
|
||
|
|
const TargetRegisterClass *RC) const;
|
||
|
|
|
||
|
|
virtual void loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
|
||
|
|
SmallVectorImpl<MachineOperand> &Addr,
|
||
|
|
const TargetRegisterClass *RC,
|
||
|
|
SmallVectorImpl<MachineInstr*> &NewMIs) const;
|
||
|
|
|
||
|
|
virtual bool spillCalleeSavedRegisters(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator MI,
|
||
|
|
const std::vector<CalleeSavedInfo> &CSI) const;
|
||
|
|
|
||
|
|
virtual bool restoreCalleeSavedRegisters(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator MI,
|
||
|
|
const std::vector<CalleeSavedInfo> &CSI) const;
|
||
|
|
|
||
|
|
virtual bool BlockHasNoFallThrough(const MachineBasicBlock &MBB) const;
|
||
|
|
|
||
|
|
virtual bool ReverseBranchCondition(
|
||
|
|
SmallVectorImpl<MachineOperand> &Cond) const;
|
||
|
|
};
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif
|