2016-08-04 02:17:35 +08:00
|
|
|
; RUN: llc -verify-machineinstrs -mcpu=a2q < %s | FileCheck %s
|
2015-03-23 16:22:43 +08:00
|
|
|
target datalayout = "E-m:e-i64:64-n32:64"
|
|
|
|
target triple = "powerpc64-bgq-linux"
|
|
|
|
|
|
|
|
; Function Attrs: nounwind
|
2016-04-07 23:30:55 +08:00
|
|
|
define void @gsl_sf_legendre_Pl_deriv_array(<4 x i32> %inp1, <4 x double> %inp2) #0 {
|
2015-03-23 16:22:43 +08:00
|
|
|
entry:
|
|
|
|
br label %vector.body198
|
|
|
|
|
|
|
|
vector.body198: ; preds = %vector.body198, %for.body46.lr.ph
|
2016-04-07 23:30:55 +08:00
|
|
|
%0 = icmp ne <4 x i32> %inp1, zeroinitializer
|
2015-03-23 16:22:43 +08:00
|
|
|
%1 = select <4 x i1> %0, <4 x double> <double 5.000000e-01, double 5.000000e-01, double 5.000000e-01, double 5.000000e-01>, <4 x double> <double -5.000000e-01, double -5.000000e-01, double -5.000000e-01, double -5.000000e-01>
|
2016-04-07 23:30:55 +08:00
|
|
|
%2 = fmul <4 x double> %inp2, %1
|
|
|
|
%3 = fmul <4 x double> %inp2, %2
|
|
|
|
%4 = fmul <4 x double> %3, %inp2
|
2015-03-23 16:22:43 +08:00
|
|
|
store <4 x double> %4, <4 x double>* undef, align 8
|
2016-04-07 23:30:55 +08:00
|
|
|
br label %return
|
2015-03-23 16:22:43 +08:00
|
|
|
|
|
|
|
; CHECK-LABEL: @gsl_sf_legendre_Pl_deriv_array
|
|
|
|
; CHECK: qvlfiwzx
|
|
|
|
; CHECK: qvfcfidu
|
|
|
|
; CHECK: qvfcmpeq
|
|
|
|
; CHECK: qvfsel
|
|
|
|
; CHECK: qvfmul
|
|
|
|
|
|
|
|
return: ; preds = %if.else.i
|
|
|
|
ret void
|
|
|
|
}
|
|
|
|
|
|
|
|
attributes #0 = { nounwind }
|
|
|
|
|