maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfoV5.td

938 lines
34 KiB
TableGen
Raw Normal View History

[Hexagon] Adding encoding for popcount, fastcorner, dword asr with rounding. llvm-svn: 225371
2015-01-08 04:07:28 +08:00
//=- HexagonInstrInfoV5.td - Target Desc. for Hexagon Target -*- tablegen -*-=//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file describes the Hexagon V5 instructions in TableGen format.
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// XTYPE/MPY
//===----------------------------------------------------------------------===//
[Hexagon] Adding vector multiplies. Cleaning up tests. llvm-svn: 227609
2015-01-31 04:56:54 +08:00
//Rdd[+]=vrmpybsu(Rss,Rtt)
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let Predicates = [HasV5T] in {
[Hexagon] Adding vector multiplies. Cleaning up tests. llvm-svn: 227609
2015-01-31 04:56:54 +08:00
def M5_vrmpybsu: T_XTYPE_Vect<"vrmpybsu", 0b110, 0b001, 0>;
def M5_vrmacbsu: T_XTYPE_Vect_acc<"vrmpybsu", 0b110, 0b001, 0>;
//Rdd[+]=vrmpybu(Rss,Rtt)
def M5_vrmpybuu: T_XTYPE_Vect<"vrmpybu", 0b100, 0b001, 0>;
def M5_vrmacbuu: T_XTYPE_Vect_acc<"vrmpybu", 0b100, 0b001, 0>;
def M5_vdmpybsu: T_M2_vmpy<"vdmpybsu", 0b101, 0b001, 0, 0, 1>;
def M5_vdmacbsu: T_M2_vmpy_acc_sat <"vdmpybsu", 0b001, 0b001, 0, 0>;
}
[Hexagon] Adding XTYPE/ALU vector instructions. Organizing test files. llvm-svn: 227598
2015-01-31 03:13:26 +08:00
// Vector multiply bytes
// Rdd=vmpyb[s]u(Rs,Rt)
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let Predicates = [HasV5T] in {
[Hexagon] Adding vector multiplies. Cleaning up tests. llvm-svn: 227609
2015-01-31 04:56:54 +08:00
def M5_vmpybsu: T_XTYPE_mpy64 <"vmpybsu", 0b010, 0b001, 0, 0, 0>;
def M5_vmpybuu: T_XTYPE_mpy64 <"vmpybu", 0b100, 0b001, 0, 0, 0>;
// Rxx+=vmpyb[s]u(Rs,Rt)
def M5_vmacbsu: T_XTYPE_mpy64_acc <"vmpybsu", "+", 0b110, 0b001, 0, 0, 0>;
def M5_vmacbuu: T_XTYPE_mpy64_acc <"vmpybu", "+", 0b100, 0b001, 0, 0, 0>;
[Hexagon] Adding XTYPE/ALU vector instructions. Organizing test files. llvm-svn: 227598
2015-01-31 03:13:26 +08:00
// Rd=vaddhub(Rss,Rtt):sat
let hasNewValue = 1, opNewValue = 0 in
def A5_vaddhubs: T_S3op_1 <"vaddhub", IntRegs, 0b01, 0b001, 0, 1>;
}
[Hexagon] Adding encoding for popcount, fastcorner, dword asr with rounding. llvm-svn: 225371
2015-01-08 04:07:28 +08:00
def S2_asr_i_p_rnd : S_2OpInstImm<"asr", 0b110, 0b111, u6Imm,
[(set I64:$dst,
(sra (i64 (add (i64 (sra I64:$src1, u6ImmPred:$src2)), 1)),
(i32 1)))], 1>,
Requires<[HasV5T]> {
bits<6> src2;
let Inst{13-8} = src2;
}
[Hexagon] Changing some isCodeGenOnly to isAsmParserOnly since we want them to asm parse but not cause decode conflicts. llvm-svn: 228080
2015-02-04 08:07:26 +08:00
let isAsmParserOnly = 1 in
[Hexagon] Replacing XTYPE/SHIFT intrinsic patternss. Adding tests and missing instructions with tests. llvm-svn: 227330
2015-01-29 01:37:59 +08:00
def S2_asr_i_p_rnd_goodsyntax
: MInst<(outs DoubleRegs:$dst), (ins DoubleRegs:$src1, u6Imm:$src2),
"$dst = asrrnd($src1, #$src2)">;
[Hexagon] Adding encoding for popcount, fastcorner, dword asr with rounding. llvm-svn: 225371
2015-01-08 04:07:28 +08:00
def C4_fastcorner9 : T_LOGICAL_2OP<"fastcorner9", 0b000, 0, 0>,
Requires<[HasV5T]> {
let Inst{13,7,4} = 0b111;
}
def C4_fastcorner9_not : T_LOGICAL_2OP<"!fastcorner9", 0b000, 0, 0>,
Requires<[HasV5T]> {
let Inst{20,13,7,4} = 0b1111;
}
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
def SDTHexagonFCONST32 : SDTypeProfile<1, 1, [SDTCisVT<0, f32>,
SDTCisPtrTy<1>]>;
def HexagonFCONST32 : SDNode<"HexagonISD::FCONST32", SDTHexagonFCONST32>;
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
[Hexagon] Changing some isCodeGenOnly to isAsmParserOnly since we want them to asm parse but not cause decode conflicts. llvm-svn: 228080
2015-02-04 08:07:26 +08:00
let isReMaterializable = 1, isMoveImm = 1, isAsmParserOnly = 1 in
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
def FCONST32_nsdata : LDInst<(outs IntRegs:$dst), (ins globaladdress:$global),
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
"$dst = CONST32(#$global)",
[(set F32:$dst,
(HexagonFCONST32 tglobaladdr:$global))]>,
Requires<[HasV5T]>;
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
[Hexagon] Changing some isCodeGenOnly to isAsmParserOnly since we want them to asm parse but not cause decode conflicts. llvm-svn: 228080
2015-02-04 08:07:26 +08:00
let isReMaterializable = 1, isMoveImm = 1, isAsmParserOnly = 1 in
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
def CONST64_Float_Real : LDInst<(outs DoubleRegs:$dst), (ins f64imm:$src1),
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
"$dst = CONST64(#$src1)",
[(set F64:$dst, fpimm:$src1)]>,
Requires<[HasV5T]>;
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
[Hexagon] Changing some isCodeGenOnly to isAsmParserOnly since we want them to asm parse but not cause decode conflicts. llvm-svn: 228080
2015-02-04 08:07:26 +08:00
let isReMaterializable = 1, isMoveImm = 1, isAsmParserOnly = 1 in
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
def CONST32_Float_Real : LDInst<(outs IntRegs:$dst), (ins f32imm:$src1),
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
"$dst = CONST32(#$src1)",
[(set F32:$dst, fpimm:$src1)]>,
Requires<[HasV5T]>;
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
// Transfer immediate float.
// Only works with single precision fp value.
// For double precision, use CONST64_float_real, as 64bit transfer
// can only hold 40-bit values - 32 from const ext + 8 bit immediate.
Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp. llvm-svn: 181624
2013-05-11 04:27:34 +08:00
// Make sure that complexity is more than the CONST32 pattern in
// HexagonInstrInfo.td patterns.
let isExtended = 1, opExtendable = 1, isMoveImm = 1, isReMaterializable = 1,
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
isPredicable = 1, AddedComplexity = 30, validSubTargets = HasV5SubT,
isCodeGenOnly = 1 in
Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp. llvm-svn: 181624
2013-05-11 04:27:34 +08:00
def TFRI_f : ALU32_ri<(outs IntRegs:$dst), (ins f32Ext:$src1),
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
"$dst = #$src1",
[(set F32:$dst, fpimm:$src1)]>,
Requires<[HasV5T]>;
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp. llvm-svn: 181624
2013-05-11 04:27:34 +08:00
let isExtended = 1, opExtendable = 2, isPredicated = 1,
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
hasSideEffects = 0, validSubTargets = HasV5SubT, isCodeGenOnly = 1 in
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
def TFRI_cPt_f : ALU32_ri<(outs IntRegs:$dst),
Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp. llvm-svn: 181624
2013-05-11 04:27:34 +08:00
(ins PredRegs:$src1, f32Ext:$src2),
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
"if ($src1) $dst = #$src2", []>,
Requires<[HasV5T]>;
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
let isPseudo = 1, isExtended = 1, opExtendable = 2, isPredicated = 1,
[Hexagon] Factoring out a class for immediate transfers and cleaning up formatting. llvm-svn: 228343
2015-02-06 04:08:52 +08:00
isPredicatedFalse = 1, hasSideEffects = 0, validSubTargets = HasV5SubT in
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
def TFRI_cNotPt_f : ALU32_ri<(outs IntRegs:$dst),
Hexagon: Fix switch cases in HexagonVLIWPacketizer.cpp. llvm-svn: 181624
2013-05-11 04:27:34 +08:00
(ins PredRegs:$src1, f32Ext:$src2),
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
"if (!$src1) $dst = #$src2", []>,
Requires<[HasV5T]>;
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
[Hexagon] Adding encoding for popcount, fastcorner, dword asr with rounding. llvm-svn: 225371
2015-01-08 04:07:28 +08:00
def SDTHexagonI32I64: SDTypeProfile<1, 1, [SDTCisVT<0, i32>,
SDTCisVT<1, i64>]>;
def HexagonPOPCOUNT: SDNode<"HexagonISD::POPCOUNT", SDTHexagonI32I64>;
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let hasNewValue = 1, validSubTargets = HasV5SubT in
[Hexagon] Adding encoding for popcount, fastcorner, dword asr with rounding. llvm-svn: 225371
2015-01-08 04:07:28 +08:00
def S5_popcountp : ALU64_rr<(outs IntRegs:$Rd), (ins DoubleRegs:$Rss),
"$Rd = popcount($Rss)",
[(set I32:$Rd, (HexagonPOPCOUNT I64:$Rss))], "", S_2op_tc_2_SLOT23>,
Requires<[HasV5T]> {
bits<5> Rd;
bits<5> Rss;
let IClass = 0b1000;
let Inst{27-21} = 0b1000011;
let Inst{7-5} = 0b011;
let Inst{4-0} = Rd;
let Inst{20-16} = Rss;
}
Eliminate constant-extender profitability checks from Hexagon isel llvm-svn: 231992
2015-03-12 08:19:59 +08:00
defm: Loadx_pat<load, f32, s30_2ImmPred, L2_loadri_io>;
defm: Loadx_pat<load, f64, s29_3ImmPred, L2_loadrd_io>;
[Hexagon] Replacing old version of convert and load f64. llvm-svn: 226057
2015-01-15 07:07:36 +08:00
Eliminate constant-extender profitability checks from Hexagon isel llvm-svn: 231992
2015-03-12 08:19:59 +08:00
defm: Storex_pat<store, F32, s30_2ImmPred, S2_storeri_io>;
defm: Storex_pat<store, F64, s29_3ImmPred, S2_storerd_io>;
[Hexagon] Adding vector load with post-increment instructions. Adding decoder function for 64bit control register class. llvm-svn: 228708
2015-02-11 00:59:36 +08:00
def: Storex_simple_pat<store, F32, S2_storeri_io>;
def: Storex_simple_pat<store, F64, S2_storerd_io>;
[Hexagon] Replacing old versions of stores and loads. llvm-svn: 226065
2015-01-15 08:15:30 +08:00
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isFP = 1, hasNewValue = 1, opNewValue = 0 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
class T_MInstFloat <string mnemonic, bits<3> MajOp, bits<3> MinOp>
: MInst<(outs IntRegs:$Rd),
(ins IntRegs:$Rs, IntRegs:$Rt),
"$Rd = "#mnemonic#"($Rs, $Rt)", [],
"" , M_tc_3or4x_SLOT23 > ,
Requires<[HasV5T]> {
bits<5> Rd;
bits<5> Rs;
bits<5> Rt;
let IClass = 0b1110;
let Inst{27-24} = 0b1011;
let Inst{23-21} = MajOp;
let Inst{20-16} = Rs;
let Inst{13} = 0b0;
let Inst{12-8} = Rt;
let Inst{7-5} = MinOp;
let Inst{4-0} = Rd;
}
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let isCommutable = 1 in {
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
def F2_sfadd : T_MInstFloat < "sfadd", 0b000, 0b000>;
def F2_sfmpy : T_MInstFloat < "sfmpy", 0b010, 0b000>;
}
def F2_sfsub : T_MInstFloat < "sfsub", 0b000, 0b001>;
[Hexagon] Replacing old fadd/fsub instructions and updating references. llvm-svn: 226176
2015-01-16 00:30:07 +08:00
def: Pat<(f32 (fadd F32:$src1, F32:$src2)),
(F2_sfadd F32:$src1, F32:$src2)>;
def: Pat<(f32 (fsub F32:$src1, F32:$src2)),
(F2_sfsub F32:$src1, F32:$src2)>;
[Hexagon] Deleting old float comparison instruction and updating references to new ones. llvm-svn: 226179
2015-01-16 01:28:14 +08:00
def: Pat<(f32 (fmul F32:$src1, F32:$src2)),
(F2_sfmpy F32:$src1, F32:$src2)>;
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let Itinerary = M_tc_3x_SLOT23 in {
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
def F2_sfmax : T_MInstFloat < "sfmax", 0b100, 0b000>;
def F2_sfmin : T_MInstFloat < "sfmin", 0b100, 0b001>;
}
[Hexagon] Adding vector load with post-increment instructions. Adding decoder function for 64bit control register class. llvm-svn: 228708
2015-02-11 00:59:36 +08:00
let AddedComplexity = 100, Predicates = [HasV5T] in {
def: Pat<(f32 (select (i1 (setolt F32:$src1, F32:$src2)),
F32:$src1, F32:$src2)),
(F2_sfmin F32:$src1, F32:$src2)>;
def: Pat<(f32 (select (i1 (setogt F32:$src1, F32:$src2)),
F32:$src2, F32:$src1)),
(F2_sfmin F32:$src1, F32:$src2)>;
def: Pat<(f32 (select (i1 (setogt F32:$src1, F32:$src2)),
F32:$src1, F32:$src2)),
(F2_sfmax F32:$src1, F32:$src2)>;
def: Pat<(f32 (select (i1 (setolt F32:$src1, F32:$src2)),
F32:$src2, F32:$src1)),
(F2_sfmax F32:$src1, F32:$src2)>;
}
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
def F2_sffixupn : T_MInstFloat < "sffixupn", 0b110, 0b000>;
def F2_sffixupd : T_MInstFloat < "sffixupd", 0b110, 0b001>;
// F2_sfrecipa: Reciprocal approximation for division.
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isPredicateLate = 1, isFP = 1,
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
hasSideEffects = 0, hasNewValue = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
def F2_sfrecipa: MInst <
(outs IntRegs:$Rd, PredRegs:$Pe),
(ins IntRegs:$Rs, IntRegs:$Rt),
"$Rd, $Pe = sfrecipa($Rs, $Rt)">,
Requires<[HasV5T]> {
bits<5> Rd;
bits<2> Pe;
bits<5> Rs;
bits<5> Rt;
let IClass = 0b1110;
let Inst{27-21} = 0b1011111;
let Inst{20-16} = Rs;
let Inst{13} = 0b0;
let Inst{12-8} = Rt;
let Inst{7} = 0b1;
let Inst{6-5} = Pe;
let Inst{4-0} = Rd;
}
// F2_dfcmpeq: Floating point compare for equal.
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isCompare = 1, isFP = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
class T_fcmp <string mnemonic, RegisterClass RC, bits<3> MinOp,
list<dag> pattern = [] >
: ALU64Inst <(outs PredRegs:$dst), (ins RC:$src1, RC:$src2),
"$dst = "#mnemonic#"($src1, $src2)", pattern,
"" , ALU64_tc_2early_SLOT23 > ,
Requires<[HasV5T]> {
bits<2> dst;
bits<5> src1;
bits<5> src2;
let IClass = 0b1101;
let Inst{27-21} = 0b0010111;
let Inst{20-16} = src1;
let Inst{12-8} = src2;
let Inst{7-5} = MinOp;
let Inst{1-0} = dst;
}
class T_fcmp64 <string mnemonic, PatFrag OpNode, bits<3> MinOp>
: T_fcmp <mnemonic, DoubleRegs, MinOp,
[(set I1:$dst, (OpNode F64:$src1, F64:$src2))]> {
let IClass = 0b1101;
let Inst{27-21} = 0b0010111;
}
class T_fcmp32 <string mnemonic, PatFrag OpNode, bits<3> MinOp>
: T_fcmp <mnemonic, IntRegs, MinOp,
[(set I1:$dst, (OpNode F32:$src1, F32:$src2))]> {
let IClass = 0b1100;
let Inst{27-21} = 0b0111111;
}
def F2_dfcmpeq : T_fcmp64<"dfcmp.eq", setoeq, 0b000>;
def F2_dfcmpgt : T_fcmp64<"dfcmp.gt", setogt, 0b001>;
def F2_dfcmpge : T_fcmp64<"dfcmp.ge", setoge, 0b010>;
def F2_dfcmpuo : T_fcmp64<"dfcmp.uo", setuo, 0b011>;
def F2_sfcmpge : T_fcmp32<"sfcmp.ge", setoge, 0b000>;
def F2_sfcmpuo : T_fcmp32<"sfcmp.uo", setuo, 0b001>;
def F2_sfcmpeq : T_fcmp32<"sfcmp.eq", setoeq, 0b011>;
def F2_sfcmpgt : T_fcmp32<"sfcmp.gt", setogt, 0b100>;
[Hexagon] Converting old patterns to new versions using classes. llvm-svn: 226304
2015-01-17 03:29:59 +08:00
//===----------------------------------------------------------------------===//
// Multiclass to define 'Def Pats' for ordered gt, ge, eq operations.
//===----------------------------------------------------------------------===//
let Predicates = [HasV5T] in
multiclass T_fcmp_pats<PatFrag cmpOp, InstHexagon IntMI, InstHexagon DoubleMI> {
// IntRegs
def: Pat<(i1 (cmpOp F32:$src1, F32:$src2)),
(IntMI F32:$src1, F32:$src2)>;
// DoubleRegs
def: Pat<(i1 (cmpOp F64:$src1, F64:$src2)),
(DoubleMI F64:$src1, F64:$src2)>;
}
defm : T_fcmp_pats <seteq, F2_sfcmpeq, F2_dfcmpeq>;
defm : T_fcmp_pats <setgt, F2_sfcmpgt, F2_dfcmpgt>;
defm : T_fcmp_pats <setge, F2_sfcmpge, F2_dfcmpge>;
//===----------------------------------------------------------------------===//
// Multiclass to define 'Def Pats' for unordered gt, ge, eq operations.
//===----------------------------------------------------------------------===//
let Predicates = [HasV5T] in
multiclass unord_Pats <PatFrag cmpOp, InstHexagon IntMI, InstHexagon DoubleMI> {
// IntRegs
def: Pat<(i1 (cmpOp F32:$src1, F32:$src2)),
(C2_or (F2_sfcmpuo F32:$src1, F32:$src2),
(IntMI F32:$src1, F32:$src2))>;
// DoubleRegs
def: Pat<(i1 (cmpOp F64:$src1, F64:$src2)),
(C2_or (F2_dfcmpuo F64:$src1, F64:$src2),
(DoubleMI F64:$src1, F64:$src2))>;
}
defm : unord_Pats <setuge, F2_sfcmpge, F2_dfcmpge>;
defm : unord_Pats <setugt, F2_sfcmpgt, F2_dfcmpgt>;
defm : unord_Pats <setueq, F2_sfcmpeq, F2_dfcmpeq>;
//===----------------------------------------------------------------------===//
// Multiclass to define 'Def Pats' for the following dags:
// seteq(setoeq(op1, op2), 0) -> not(setoeq(op1, op2))
// seteq(setoeq(op1, op2), 1) -> setoeq(op1, op2)
// setne(setoeq(op1, op2), 0) -> setoeq(op1, op2)
// setne(setoeq(op1, op2), 1) -> not(setoeq(op1, op2))
//===----------------------------------------------------------------------===//
let Predicates = [HasV5T] in
multiclass eq_ordgePats <PatFrag cmpOp, InstHexagon IntMI,
InstHexagon DoubleMI> {
// IntRegs
def: Pat<(i1 (seteq (i1 (cmpOp F32:$src1, F32:$src2)), 0)),
(C2_not (IntMI F32:$src1, F32:$src2))>;
def: Pat<(i1 (seteq (i1 (cmpOp F32:$src1, F32:$src2)), 1)),
(IntMI F32:$src1, F32:$src2)>;
def: Pat<(i1 (setne (i1 (cmpOp F32:$src1, F32:$src2)), 0)),
(IntMI F32:$src1, F32:$src2)>;
def: Pat<(i1 (setne (i1 (cmpOp F32:$src1, F32:$src2)), 1)),
(C2_not (IntMI F32:$src1, F32:$src2))>;
// DoubleRegs
def : Pat<(i1 (seteq (i1 (cmpOp F64:$src1, F64:$src2)), 0)),
(C2_not (DoubleMI F64:$src1, F64:$src2))>;
def : Pat<(i1 (seteq (i1 (cmpOp F64:$src1, F64:$src2)), 1)),
(DoubleMI F64:$src1, F64:$src2)>;
def : Pat<(i1 (setne (i1 (cmpOp F64:$src1, F64:$src2)), 0)),
(DoubleMI F64:$src1, F64:$src2)>;
def : Pat<(i1 (setne (i1 (cmpOp F64:$src1, F64:$src2)), 1)),
(C2_not (DoubleMI F64:$src1, F64:$src2))>;
}
defm : eq_ordgePats<setoeq, F2_sfcmpeq, F2_dfcmpeq>;
defm : eq_ordgePats<setoge, F2_sfcmpge, F2_dfcmpge>;
defm : eq_ordgePats<setogt, F2_sfcmpgt, F2_dfcmpgt>;
//===----------------------------------------------------------------------===//
// Multiclass to define 'Def Pats' for the following dags:
// seteq(setolt(op1, op2), 0) -> not(setogt(op2, op1))
// seteq(setolt(op1, op2), 1) -> setogt(op2, op1)
// setne(setolt(op1, op2), 0) -> setogt(op2, op1)
// setne(setolt(op1, op2), 1) -> not(setogt(op2, op1))
//===----------------------------------------------------------------------===//
let Predicates = [HasV5T] in
multiclass eq_ordltPats <PatFrag cmpOp, InstHexagon IntMI,
InstHexagon DoubleMI> {
// IntRegs
def: Pat<(i1 (seteq (i1 (cmpOp F32:$src1, F32:$src2)), 0)),
(C2_not (IntMI F32:$src2, F32:$src1))>;
def: Pat<(i1 (seteq (i1 (cmpOp F32:$src1, F32:$src2)), 1)),
(IntMI F32:$src2, F32:$src1)>;
def: Pat<(i1 (setne (i1 (cmpOp F32:$src1, F32:$src2)), 0)),
(IntMI F32:$src2, F32:$src1)>;
def: Pat<(i1 (setne (i1 (cmpOp F32:$src1, F32:$src2)), 1)),
(C2_not (IntMI F32:$src2, F32:$src1))>;
// DoubleRegs
def: Pat<(i1 (seteq (i1 (cmpOp F64:$src1, F64:$src2)), 0)),
(C2_not (DoubleMI F64:$src2, F64:$src1))>;
def: Pat<(i1 (seteq (i1 (cmpOp F64:$src1, F64:$src2)), 1)),
(DoubleMI F64:$src2, F64:$src1)>;
def: Pat<(i1 (setne (i1 (cmpOp F64:$src1, F64:$src2)), 0)),
(DoubleMI F64:$src2, F64:$src1)>;
def: Pat<(i1 (setne (i1 (cmpOp F64:$src1, F64:$src2)), 0)),
(C2_not (DoubleMI F64:$src2, F64:$src1))>;
}
defm : eq_ordltPats<setole, F2_sfcmpge, F2_dfcmpge>;
defm : eq_ordltPats<setolt, F2_sfcmpgt, F2_dfcmpgt>;
// o. seto inverse of setuo. http://llvm.org/docs/LangRef.html#i_fcmp
let Predicates = [HasV5T] in {
def: Pat<(i1 (seto F32:$src1, F32:$src2)),
(C2_not (F2_sfcmpuo F32:$src2, F32:$src1))>;
def: Pat<(i1 (seto F32:$src1, fpimm:$src2)),
(C2_not (F2_sfcmpuo (TFRI_f fpimm:$src2), F32:$src1))>;
def: Pat<(i1 (seto F64:$src1, F64:$src2)),
(C2_not (F2_dfcmpuo F64:$src2, F64:$src1))>;
def: Pat<(i1 (seto F64:$src1, fpimm:$src2)),
(C2_not (F2_dfcmpuo (CONST64_Float_Real fpimm:$src2), F64:$src1))>;
}
// Ordered lt.
let Predicates = [HasV5T] in {
def: Pat<(i1 (setolt F32:$src1, F32:$src2)),
(F2_sfcmpgt F32:$src2, F32:$src1)>;
def: Pat<(i1 (setolt F32:$src1, fpimm:$src2)),
(F2_sfcmpgt (f32 (TFRI_f fpimm:$src2)), F32:$src1)>;
def: Pat<(i1 (setolt F64:$src1, F64:$src2)),
(F2_dfcmpgt F64:$src2, F64:$src1)>;
def: Pat<(i1 (setolt F64:$src1, fpimm:$src2)),
(F2_dfcmpgt (CONST64_Float_Real fpimm:$src2), F64:$src1)>;
}
// Unordered lt.
let Predicates = [HasV5T] in {
def: Pat<(i1 (setult F32:$src1, F32:$src2)),
(C2_or (F2_sfcmpuo F32:$src1, F32:$src2),
(F2_sfcmpgt F32:$src2, F32:$src1))>;
def: Pat<(i1 (setult F32:$src1, fpimm:$src2)),
(C2_or (F2_sfcmpuo F32:$src1, (TFRI_f fpimm:$src2)),
(F2_sfcmpgt (TFRI_f fpimm:$src2), F32:$src1))>;
def: Pat<(i1 (setult F64:$src1, F64:$src2)),
(C2_or (F2_dfcmpuo F64:$src1, F64:$src2),
(F2_dfcmpgt F64:$src2, F64:$src1))>;
def: Pat<(i1 (setult F64:$src1, fpimm:$src2)),
(C2_or (F2_dfcmpuo F64:$src1, (CONST64_Float_Real fpimm:$src2)),
(F2_dfcmpgt (CONST64_Float_Real fpimm:$src2), F64:$src1))>;
}
// Ordered le.
let Predicates = [HasV5T] in {
// rs <= rt -> rt >= rs.
def: Pat<(i1 (setole F32:$src1, F32:$src2)),
(F2_sfcmpge F32:$src2, F32:$src1)>;
def: Pat<(i1 (setole F32:$src1, fpimm:$src2)),
(F2_sfcmpge (TFRI_f fpimm:$src2), F32:$src1)>;
// Rss <= Rtt -> Rtt >= Rss.
def: Pat<(i1 (setole F64:$src1, F64:$src2)),
(F2_dfcmpge F64:$src2, F64:$src1)>;
def: Pat<(i1 (setole F64:$src1, fpimm:$src2)),
(F2_dfcmpge (CONST64_Float_Real fpimm:$src2), F64:$src1)>;
}
// Unordered le.
let Predicates = [HasV5T] in {
// rs <= rt -> rt >= rs.
def: Pat<(i1 (setule F32:$src1, F32:$src2)),
(C2_or (F2_sfcmpuo F32:$src1, F32:$src2),
(F2_sfcmpge F32:$src2, F32:$src1))>;
def: Pat<(i1 (setule F32:$src1, fpimm:$src2)),
(C2_or (F2_sfcmpuo F32:$src1, (TFRI_f fpimm:$src2)),
(F2_sfcmpge (TFRI_f fpimm:$src2), F32:$src1))>;
def: Pat<(i1 (setule F64:$src1, F64:$src2)),
(C2_or (F2_dfcmpuo F64:$src1, F64:$src2),
(F2_dfcmpge F64:$src2, F64:$src1))>;
def: Pat<(i1 (setule F64:$src1, fpimm:$src2)),
(C2_or (F2_dfcmpuo F64:$src1, (CONST64_Float_Real fpimm:$src2)),
(F2_dfcmpge (CONST64_Float_Real fpimm:$src2), F64:$src1))>;
}
// Ordered ne.
let Predicates = [HasV5T] in {
def: Pat<(i1 (setone F32:$src1, F32:$src2)),
(C2_not (F2_sfcmpeq F32:$src1, F32:$src2))>;
def: Pat<(i1 (setone F64:$src1, F64:$src2)),
(C2_not (F2_dfcmpeq F64:$src1, F64:$src2))>;
def: Pat<(i1 (setone F32:$src1, fpimm:$src2)),
(C2_not (F2_sfcmpeq F32:$src1, (TFRI_f fpimm:$src2)))>;
def: Pat<(i1 (setone F64:$src1, fpimm:$src2)),
(C2_not (F2_dfcmpeq F64:$src1, (CONST64_Float_Real fpimm:$src2)))>;
}
// Unordered ne.
let Predicates = [HasV5T] in {
def: Pat<(i1 (setune F32:$src1, F32:$src2)),
(C2_or (F2_sfcmpuo F32:$src1, F32:$src2),
(C2_not (F2_sfcmpeq F32:$src1, F32:$src2)))>;
def: Pat<(i1 (setune F64:$src1, F64:$src2)),
(C2_or (F2_dfcmpuo F64:$src1, F64:$src2),
(C2_not (F2_dfcmpeq F64:$src1, F64:$src2)))>;
def: Pat<(i1 (setune F32:$src1, fpimm:$src2)),
(C2_or (F2_sfcmpuo F32:$src1, (TFRI_f fpimm:$src2)),
(C2_not (F2_sfcmpeq F32:$src1, (TFRI_f fpimm:$src2))))>;
def: Pat<(i1 (setune F64:$src1, fpimm:$src2)),
(C2_or (F2_dfcmpuo F64:$src1, (CONST64_Float_Real fpimm:$src2)),
(C2_not (F2_dfcmpeq F64:$src1,
(CONST64_Float_Real fpimm:$src2))))>;
}
// Besides set[o|u][comparions], we also need set[comparisons].
let Predicates = [HasV5T] in {
// lt.
def: Pat<(i1 (setlt F32:$src1, F32:$src2)),
(F2_sfcmpgt F32:$src2, F32:$src1)>;
def: Pat<(i1 (setlt F32:$src1, fpimm:$src2)),
(F2_sfcmpgt (TFRI_f fpimm:$src2), F32:$src1)>;
def: Pat<(i1 (setlt F64:$src1, F64:$src2)),
(F2_dfcmpgt F64:$src2, F64:$src1)>;
def: Pat<(i1 (setlt F64:$src1, fpimm:$src2)),
(F2_dfcmpgt (CONST64_Float_Real fpimm:$src2), F64:$src1)>;
// le.
// rs <= rt -> rt >= rs.
def: Pat<(i1 (setle F32:$src1, F32:$src2)),
(F2_sfcmpge F32:$src2, F32:$src1)>;
def: Pat<(i1 (setle F32:$src1, fpimm:$src2)),
(F2_sfcmpge (TFRI_f fpimm:$src2), F32:$src1)>;
// Rss <= Rtt -> Rtt >= Rss.
def: Pat<(i1 (setle F64:$src1, F64:$src2)),
(F2_dfcmpge F64:$src2, F64:$src1)>;
def: Pat<(i1 (setle F64:$src1, fpimm:$src2)),
(F2_dfcmpge (CONST64_Float_Real fpimm:$src2), F64:$src1)>;
// ne.
def: Pat<(i1 (setne F32:$src1, F32:$src2)),
(C2_not (F2_sfcmpeq F32:$src1, F32:$src2))>;
def: Pat<(i1 (setne F64:$src1, F64:$src2)),
(C2_not (F2_dfcmpeq F64:$src1, F64:$src2))>;
def: Pat<(i1 (setne F32:$src1, fpimm:$src2)),
(C2_not (F2_sfcmpeq F32:$src1, (TFRI_f fpimm:$src2)))>;
def: Pat<(i1 (setne F64:$src1, fpimm:$src2)),
(C2_not (F2_dfcmpeq F64:$src1, (CONST64_Float_Real fpimm:$src2)))>;
}
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
// F2 convert template classes:
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isFP = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
class F2_RDD_RSS_CONVERT<string mnemonic, bits<3> MinOp,
SDNode Op, PatLeaf RCOut, PatLeaf RCIn,
string chop ="">
: SInst <(outs DoubleRegs:$Rdd), (ins DoubleRegs:$Rss),
"$Rdd = "#mnemonic#"($Rss)"#chop,
[(set RCOut:$Rdd, (Op RCIn:$Rss))], "",
S_2op_tc_3or4x_SLOT23> {
bits<5> Rdd;
bits<5> Rss;
let IClass = 0b1000;
let Inst{27-21} = 0b0000111;
let Inst{20-16} = Rss;
let Inst{7-5} = MinOp;
let Inst{4-0} = Rdd;
}
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isFP = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
class F2_RDD_RS_CONVERT<string mnemonic, bits<3> MinOp,
SDNode Op, PatLeaf RCOut, PatLeaf RCIn,
string chop ="">
: SInst <(outs DoubleRegs:$Rdd), (ins IntRegs:$Rs),
"$Rdd = "#mnemonic#"($Rs)"#chop,
[(set RCOut:$Rdd, (Op RCIn:$Rs))], "",
S_2op_tc_3or4x_SLOT23> {
bits<5> Rdd;
bits<5> Rs;
let IClass = 0b1000;
let Inst{27-21} = 0b0100100;
let Inst{20-16} = Rs;
let Inst{7-5} = MinOp;
let Inst{4-0} = Rdd;
}
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isFP = 1, hasNewValue = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
class F2_RD_RSS_CONVERT<string mnemonic, bits<3> MinOp,
SDNode Op, PatLeaf RCOut, PatLeaf RCIn,
string chop ="">
: SInst <(outs IntRegs:$Rd), (ins DoubleRegs:$Rss),
"$Rd = "#mnemonic#"($Rss)"#chop,
[(set RCOut:$Rd, (Op RCIn:$Rss))], "",
S_2op_tc_3or4x_SLOT23> {
bits<5> Rd;
bits<5> Rss;
let IClass = 0b1000;
let Inst{27-24} = 0b1000;
let Inst{23-21} = MinOp;
let Inst{20-16} = Rss;
let Inst{7-5} = 0b001;
let Inst{4-0} = Rd;
}
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isFP = 1, hasNewValue = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
class F2_RD_RS_CONVERT<string mnemonic, bits<3> MajOp, bits<3> MinOp,
SDNode Op, PatLeaf RCOut, PatLeaf RCIn,
string chop ="">
: SInst <(outs IntRegs:$Rd), (ins IntRegs:$Rs),
"$Rd = "#mnemonic#"($Rs)"#chop,
[(set RCOut:$Rd, (Op RCIn:$Rs))], "",
S_2op_tc_3or4x_SLOT23> {
bits<5> Rd;
bits<5> Rs;
let IClass = 0b1000;
let Inst{27-24} = 0b1011;
let Inst{23-21} = MajOp;
let Inst{20-16} = Rs;
let Inst{7-5} = MinOp;
let Inst{4-0} = Rd;
}
// Convert single precision to double precision and vice-versa.
def F2_conv_sf2df : F2_RDD_RS_CONVERT <"convert_sf2df", 0b000,
fextend, F64, F32>;
def F2_conv_df2sf : F2_RD_RSS_CONVERT <"convert_df2sf", 0b000,
fround, F32, F64>;
// Convert Integer to Floating Point.
def F2_conv_d2sf : F2_RD_RSS_CONVERT <"convert_d2sf", 0b010,
sint_to_fp, F32, I64>;
def F2_conv_ud2sf : F2_RD_RSS_CONVERT <"convert_ud2sf", 0b001,
uint_to_fp, F32, I64>;
def F2_conv_uw2sf : F2_RD_RS_CONVERT <"convert_uw2sf", 0b001, 0b000,
uint_to_fp, F32, I32>;
def F2_conv_w2sf : F2_RD_RS_CONVERT <"convert_w2sf", 0b010, 0b000,
sint_to_fp, F32, I32>;
def F2_conv_d2df : F2_RDD_RSS_CONVERT <"convert_d2df", 0b011,
sint_to_fp, F64, I64>;
def F2_conv_ud2df : F2_RDD_RSS_CONVERT <"convert_ud2df", 0b010,
uint_to_fp, F64, I64>;
def F2_conv_uw2df : F2_RDD_RS_CONVERT <"convert_uw2df", 0b001,
uint_to_fp, F64, I32>;
def F2_conv_w2df : F2_RDD_RS_CONVERT <"convert_w2df", 0b010,
sint_to_fp, F64, I32>;
// Convert Floating Point to Integer - default.
def F2_conv_df2uw_chop : F2_RD_RSS_CONVERT <"convert_df2uw", 0b101,
fp_to_uint, I32, F64, ":chop">;
def F2_conv_df2w_chop : F2_RD_RSS_CONVERT <"convert_df2w", 0b111,
fp_to_sint, I32, F64, ":chop">;
def F2_conv_sf2uw_chop : F2_RD_RS_CONVERT <"convert_sf2uw", 0b011, 0b001,
fp_to_uint, I32, F32, ":chop">;
def F2_conv_sf2w_chop : F2_RD_RS_CONVERT <"convert_sf2w", 0b100, 0b001,
fp_to_sint, I32, F32, ":chop">;
def F2_conv_df2d_chop : F2_RDD_RSS_CONVERT <"convert_df2d", 0b110,
fp_to_sint, I64, F64, ":chop">;
def F2_conv_df2ud_chop : F2_RDD_RSS_CONVERT <"convert_df2ud", 0b111,
fp_to_uint, I64, F64, ":chop">;
def F2_conv_sf2d_chop : F2_RDD_RS_CONVERT <"convert_sf2d", 0b110,
fp_to_sint, I64, F32, ":chop">;
def F2_conv_sf2ud_chop : F2_RDD_RS_CONVERT <"convert_sf2ud", 0b101,
fp_to_uint, I64, F32, ":chop">;
// Convert Floating Point to Integer: non-chopped.
let AddedComplexity = 20, Predicates = [HasV5T, IEEERndNearV5T] in {
def F2_conv_df2d : F2_RDD_RSS_CONVERT <"convert_df2d", 0b000,
fp_to_sint, I64, F64>;
def F2_conv_df2ud : F2_RDD_RSS_CONVERT <"convert_df2ud", 0b001,
fp_to_uint, I64, F64>;
def F2_conv_sf2ud : F2_RDD_RS_CONVERT <"convert_sf2ud", 0b011,
fp_to_uint, I64, F32>;
def F2_conv_sf2d : F2_RDD_RS_CONVERT <"convert_sf2d", 0b100,
fp_to_sint, I64, F32>;
def F2_conv_df2uw : F2_RD_RSS_CONVERT <"convert_df2uw", 0b011,
fp_to_uint, I32, F64>;
def F2_conv_df2w : F2_RD_RSS_CONVERT <"convert_df2w", 0b100,
fp_to_sint, I32, F64>;
def F2_conv_sf2uw : F2_RD_RS_CONVERT <"convert_sf2uw", 0b011, 0b000,
fp_to_uint, I32, F32>;
def F2_conv_sf2w : F2_RD_RS_CONVERT <"convert_sf2w", 0b100, 0b000,
fp_to_sint, I32, F32>;
}
// Fix up radicand.
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let isFP = 1, hasNewValue = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
def F2_sffixupr: SInst<(outs IntRegs:$Rd), (ins IntRegs:$Rs),
"$Rd = sffixupr($Rs)",
[], "" , S_2op_tc_3or4x_SLOT23>, Requires<[HasV5T]> {
bits<5> Rd;
bits<5> Rs;
let IClass = 0b1000;
let Inst{27-21} = 0b1011101;
let Inst{20-16} = Rs;
let Inst{7-5} = 0b000;
let Inst{4-0} = Rd;
}
[Hexagon] Converting old patterns to new versions using classes. llvm-svn: 226304
2015-01-17 03:29:59 +08:00
// Bitcast is different than [fp|sint|uint]_to_[sint|uint|fp].
let Predicates = [HasV5T] in {
def: Pat <(i32 (bitconvert F32:$src)), (I32:$src)>;
def: Pat <(f32 (bitconvert I32:$src)), (F32:$src)>;
def: Pat <(i64 (bitconvert F64:$src)), (I64:$src)>;
def: Pat <(f64 (bitconvert I64:$src)), (F64:$src)>;
}
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
// F2_sffma: Floating-point fused multiply add.
[Hexagon] Fix 225372 USR register is not fully complete. Removing Uses = [USR] maintains existing functionality to old instructions without encodings. llvm-svn: 225377
2015-01-08 04:43:38 +08:00
let isFP = 1, hasNewValue = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
class T_sfmpy_acc <bit isSub, bit isLib>
: MInst<(outs IntRegs:$Rx),
(ins IntRegs:$dst2, IntRegs:$Rs, IntRegs:$Rt),
"$Rx "#!if(isSub, "-=","+=")#" sfmpy($Rs, $Rt)"#!if(isLib, ":lib",""),
[], "$dst2 = $Rx" , M_tc_3_SLOT23 > ,
Requires<[HasV5T]> {
bits<5> Rx;
bits<5> Rs;
bits<5> Rt;
let IClass = 0b1110;
let Inst{27-21} = 0b1111000;
let Inst{20-16} = Rs;
let Inst{13} = 0b0;
let Inst{12-8} = Rt;
let Inst{7} = 0b1;
let Inst{6} = isLib;
let Inst{5} = isSub;
let Inst{4-0} = Rx;
}
def F2_sffma: T_sfmpy_acc <0, 0>;
def F2_sffms: T_sfmpy_acc <1, 0>;
def F2_sffma_lib: T_sfmpy_acc <0, 1>;
def F2_sffms_lib: T_sfmpy_acc <1, 1>;
[Hexagon] Adding vector load with post-increment instructions. Adding decoder function for 64bit control register class. llvm-svn: 228708
2015-02-11 00:59:36 +08:00
def : Pat <(f32 (fma F32:$src2, F32:$src3, F32:$src1)),
(F2_sffma F32:$src1, F32:$src2, F32:$src3)>;
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
// Floating-point fused multiply add w/ additional scaling (2**pu).
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let isFP = 1, hasNewValue = 1 in
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
def F2_sffma_sc: MInst <
(outs IntRegs:$Rx),
(ins IntRegs:$dst2, IntRegs:$Rs, IntRegs:$Rt, PredRegs:$Pu),
"$Rx += sfmpy($Rs, $Rt, $Pu):scale" ,
[], "$dst2 = $Rx" , M_tc_3_SLOT23 > ,
Requires<[HasV5T]> {
bits<5> Rx;
bits<5> Rs;
bits<5> Rt;
bits<2> Pu;
let IClass = 0b1110;
let Inst{27-21} = 0b1111011;
let Inst{20-16} = Rs;
let Inst{13} = 0b0;
let Inst{12-8} = Rt;
let Inst{7} = 0b1;
let Inst{6-5} = Pu;
let Inst{4-0} = Rx;
}
[Hexagon] Adding vmux instruction. Removing old transfer instructions and updating references. llvm-svn: 226184
2015-01-16 02:16:00 +08:00
let isExtended = 1, isExtentSigned = 1, opExtentBits = 8, opExtendable = 3,
isPseudo = 1, InputType = "imm" in
def MUX_ir_f : ALU32_rr<(outs IntRegs:$dst),
(ins PredRegs:$src1, IntRegs:$src2, f32Ext:$src3),
"$dst = mux($src1, $src2, #$src3)",
[(set F32:$dst, (f32 (select I1:$src1, F32:$src2, fpimm:$src3)))]>,
Requires<[HasV5T]>;
let isExtended = 1, isExtentSigned = 1, opExtentBits = 8, opExtendable = 2,
isPseudo = 1, InputType = "imm" in
def MUX_ri_f : ALU32_rr<(outs IntRegs:$dst),
(ins PredRegs:$src1, f32Ext:$src2, IntRegs:$src3),
"$dst = mux($src1, #$src2, $src3)",
[(set F32:$dst, (f32 (select I1:$src1, fpimm:$src2, F32:$src3)))]>,
Requires<[HasV5T]>;
[Hexagon] Adding vector load with post-increment instructions. Adding decoder function for 64bit control register class. llvm-svn: 228708
2015-02-11 00:59:36 +08:00
def: Pat<(select I1:$src1, F32:$src2, F32:$src3),
(C2_mux I1:$src1, F32:$src2, F32:$src3)>,
Requires<[HasV5T]>;
def: Pat<(select (i1 (setult F32:$src1, F32:$src2)), F32:$src3, F32:$src4),
(C2_mux (F2_sfcmpgt F32:$src2, F32:$src1), F32:$src4, F32:$src3)>,
Requires<[HasV5T]>;
def: Pat<(select I1:$src1, F64:$src2, F64:$src3),
(C2_vmux I1:$src1, F64:$src2, F64:$src3)>,
Requires<[HasV5T]>;
def: Pat<(select (i1 (setult F64:$src1, F64:$src2)), F64:$src3, F64:$src4),
(C2_vmux (F2_dfcmpgt F64:$src2, F64:$src1), F64:$src3, F64:$src4)>,
Requires<[HasV5T]>;
// Map from p0 = pnot(p0); r0 = select(p0, #i, r1)
// => r0 = MUX_ir_f(p0, #i, r1)
def: Pat<(select (not I1:$src1), fpimm:$src2, F32:$src3),
(MUX_ir_f I1:$src1, F32:$src3, fpimm:$src2)>,
Requires<[HasV5T]>;
// Map from p0 = pnot(p0); r0 = mux(p0, r1, #i)
// => r0 = MUX_ri_f(p0, r1, #i)
def: Pat<(select (not I1:$src1), F32:$src2, fpimm:$src3),
(MUX_ri_f I1:$src1, fpimm:$src3, F32:$src2)>,
Requires<[HasV5T]>;
def: Pat<(i32 (fp_to_sint F64:$src1)),
(LoReg (F2_conv_df2d_chop F64:$src1))>,
Requires<[HasV5T]>;
[Hexagon] Updating several V5 intrinsics and adding FP tests. llvm-svn: 227379
2015-01-29 06:08:16 +08:00
//===----------------------------------------------------------------------===//
// :natural forms of vasrh and vasrhub insns
//===----------------------------------------------------------------------===//
// S5_asrhub_rnd_sat: Vector arithmetic shift right by immediate with round,
// saturate, and pack.
let Defs = [USR_OVF], hasSideEffects = 0, hasNewValue = 1, opNewValue = 0 in
class T_ASRHUB<bit isSat>
: SInst <(outs IntRegs:$Rd),
(ins DoubleRegs:$Rss, u4Imm:$u4),
"$Rd = vasrhub($Rss, #$u4):"#!if(isSat, "sat", "raw"),
[], "", S_2op_tc_2_SLOT23>,
Requires<[HasV5T]> {
bits<5> Rd;
bits<5> Rss;
bits<4> u4;
let IClass = 0b1000;
let Inst{27-21} = 0b1000011;
let Inst{20-16} = Rss;
let Inst{13-12} = 0b00;
let Inst{11-8} = u4;
let Inst{7-6} = 0b10;
let Inst{5} = isSat;
let Inst{4-0} = Rd;
}
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
[Hexagon] Adding vector shift instructions and tests. llvm-svn: 227619
2015-01-31 05:58:46 +08:00
def S5_asrhub_rnd_sat : T_ASRHUB <0>;
[Hexagon] Updating several V5 intrinsics and adding FP tests. llvm-svn: 227379
2015-01-29 06:08:16 +08:00
def S5_asrhub_sat : T_ASRHUB <1>;
[Hexagon] Changing some isCodeGenOnly to isAsmParserOnly since we want them to asm parse but not cause decode conflicts. llvm-svn: 228080
2015-02-04 08:07:26 +08:00
let isAsmParserOnly = 1 in
[Hexagon] Updating several V5 intrinsics and adding FP tests. llvm-svn: 227379
2015-01-29 06:08:16 +08:00
def S5_asrhub_rnd_sat_goodsyntax
: SInst <(outs IntRegs:$Rd), (ins DoubleRegs:$Rss, u4Imm:$u4),
"$Rd = vasrhub($Rss, #$u4):rnd:sat">, Requires<[HasV5T]>;
[Hexagon] Adding vector shift instructions and tests. llvm-svn: 227619
2015-01-31 05:58:46 +08:00
// S5_vasrhrnd: Vector arithmetic shift right by immediate with round.
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let hasSideEffects = 0 in
[Hexagon] Adding vector shift instructions and tests. llvm-svn: 227619
2015-01-31 05:58:46 +08:00
def S5_vasrhrnd : SInst <(outs DoubleRegs:$Rdd),
(ins DoubleRegs:$Rss, u4Imm:$u4),
"$Rdd = vasrh($Rss, #$u4):raw">,
Requires<[HasV5T]> {
bits<5> Rdd;
bits<5> Rss;
bits<4> u4;
let IClass = 0b1000;
let Inst{27-21} = 0b0000001;
let Inst{20-16} = Rss;
let Inst{13-12} = 0b00;
let Inst{11-8} = u4;
let Inst{7-5} = 0b000;
let Inst{4-0} = Rdd;
}
[Hexagon] Changing some isCodeGenOnly to isAsmParserOnly since we want them to asm parse but not cause decode conflicts. llvm-svn: 228080
2015-02-04 08:07:26 +08:00
let isAsmParserOnly = 1 in
[Hexagon] Converting XTYPE/SHIFT intrinsics. Cleaning out old intrinsic patterns and updating tests. llvm-svn: 228026
2015-02-04 04:40:52 +08:00
def S5_vasrhrnd_goodsyntax
: SInst <(outs DoubleRegs:$Rdd), (ins DoubleRegs:$Rss, u4Imm:$u4),
"$Rdd = vasrh($Rss,#$u4):rnd">, Requires<[HasV5T]>;
[Hexagon] Adding vector multiplies. Cleaning up tests. llvm-svn: 227609
2015-01-31 04:56:54 +08:00
// Floating point reciprocal square root approximation
let Uses = [USR], isPredicateLate = 1, isFP = 1,
hasSideEffects = 0, hasNewValue = 1, opNewValue = 0,
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
validSubTargets = HasV5SubT in
[Hexagon] Adding vector multiplies. Cleaning up tests. llvm-svn: 227609
2015-01-31 04:56:54 +08:00
def F2_sfinvsqrta: SInst <
(outs IntRegs:$Rd, PredRegs:$Pe),
(ins IntRegs:$Rs),
"$Rd, $Pe = sfinvsqrta($Rs)" > ,
Requires<[HasV5T]> {
bits<5> Rd;
bits<2> Pe;
bits<5> Rs;
let IClass = 0b1000;
let Inst{27-21} = 0b1011111;
let Inst{20-16} = Rs;
let Inst{7} = 0b0;
let Inst{6-5} = Pe;
let Inst{4-0} = Rd;
}
[Hexagon] Adding XTYPE/COMPLEX instructions and cleaning up tests. llvm-svn: 227607
2015-01-31 04:08:37 +08:00
// Complex multiply 32x16
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let Defs = [USR_OVF], Itinerary = S_3op_tc_3x_SLOT23 in {
[Hexagon] Adding XTYPE/COMPLEX instructions and cleaning up tests. llvm-svn: 227607
2015-01-31 04:08:37 +08:00
def M4_cmpyi_whc : T_S3op_8<"cmpyiwh", 0b101, 1, 1, 1, 1>;
def M4_cmpyr_whc : T_S3op_8<"cmpyrwh", 0b111, 1, 1, 1, 1>;
}
[Hexagon] Adding floating point classification and creation. llvm-svn: 225374
2015-01-08 04:28:57 +08:00
// Classify floating-point value
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let isFP = 1 in
[Hexagon] Adding floating point classification and creation. llvm-svn: 225374
2015-01-08 04:28:57 +08:00
def F2_sfclass : T_TEST_BIT_IMM<"sfclass", 0b111>;
[Hexagon] Since decoding conflicts have been resolved, isCodeGenOnly = 0 by default and remove explicitly setting it. llvm-svn: 228316
2015-02-06 01:32:17 +08:00
let isFP = 1 in
[Hexagon] Adding floating point classification and creation. llvm-svn: 225374
2015-01-08 04:28:57 +08:00
def F2_dfclass: ALU64Inst<(outs PredRegs:$Pd), (ins DoubleRegs:$Rss, u5Imm:$u5),
"$Pd = dfclass($Rss, #$u5)",
[], "" , ALU64_tc_2early_SLOT23 > , Requires<[HasV5T]> {
bits<2> Pd;
bits<5> Rss;
bits<5> u5;
let IClass = 0b1101;
let Inst{27-21} = 0b1100100;
let Inst{20-16} = Rss;
let Inst{12-10} = 0b000;
let Inst{9-5} = u5;
let Inst{4-3} = 0b10;
let Inst{1-0} = Pd;
}
// Instructions to create floating point constant
class T_fimm <string mnemonic, RegisterClass RC, bits<4> RegType, bit isNeg>
: ALU64Inst<(outs RC:$dst), (ins u10Imm:$src),
"$dst = "#mnemonic#"(#$src)"#!if(isNeg, ":neg", ":pos"),
[], "", ALU64_tc_3x_SLOT23>, Requires<[HasV5T]> {
bits<5> dst;
bits<10> src;
let IClass = 0b1101;
let Inst{27-24} = RegType;
let Inst{23} = 0b0;
let Inst{22} = isNeg;
let Inst{21} = src{9};
let Inst{13-5} = src{8-0};
let Inst{4-0} = dst;
}
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
let hasNewValue = 1, opNewValue = 0 in {
[Hexagon] Adding floating point classification and creation. llvm-svn: 225374
2015-01-08 04:28:57 +08:00
def F2_sfimm_p : T_fimm <"sfmake", IntRegs, 0b0110, 0>;
def F2_sfimm_n : T_fimm <"sfmake", IntRegs, 0b0110, 1>;
[Hexagon] Formatting v5 TD file. Removing commented defs. llvm-svn: 228598
2015-02-10 04:03:42 +08:00
}
[Hexagon] Adding floating point classification and creation. llvm-svn: 225374
2015-01-08 04:28:57 +08:00
def F2_dfimm_p : T_fimm <"dfmake", DoubleRegs, 0b1001, 0>;
def F2_dfimm_n : T_fimm <"dfmake", DoubleRegs, 0b1001, 1>;
[Hexagon] Adding encodings for v5 floating point instructions. llvm-svn: 225372
2015-01-08 04:24:09 +08:00
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
def : Pat <(fabs (f32 IntRegs:$src1)),
[Hexagon] Removing old XTYPE/BIT instructions and replacing usages. llvm-svn: 224381
2014-12-17 06:17:09 +08:00
(S2_clrbit_i (f32 IntRegs:$src1), 31)>,
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
Requires<[HasV5T]>;
def : Pat <(fneg (f32 IntRegs:$src1)),
[Hexagon] Removing old XTYPE/BIT instructions and replacing usages. llvm-svn: 224381
2014-12-17 06:17:09 +08:00
(S2_togglebit_i (f32 IntRegs:$src1), 31)>,
Hexagon V5 Support - V5 td file. llvm-svn: 156569
2012-05-11 04:24:28 +08:00
Requires<[HasV5T]>;