maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/ARM/uadd_sat.ll

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

200 lines
6.1 KiB
LLVM
Raw Normal View History

Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=thumbv6m-none-eabi | FileCheck %s --check-prefix=CHECK-T1
; RUN: llc < %s -mtriple=thumbv7m-none-eabi | FileCheck %s --check-prefix=CHECK-T2 --check-prefix=CHECK-T2NODSP
; RUN: llc < %s -mtriple=thumbv7em-none-eabi | FileCheck %s --check-prefix=CHECK-T2 --check-prefix=CHECK-T2DSP
; RUN: llc < %s -mtriple=armv8a-none-eabi | FileCheck %s --check-prefix=CHECK-ARM
declare i4 @llvm.uadd.sat.i4(i4, i4)
declare i8 @llvm.uadd.sat.i8(i8, i8)
declare i16 @llvm.uadd.sat.i16(i16, i16)
declare i32 @llvm.uadd.sat.i32(i32, i32)
declare i64 @llvm.uadd.sat.i64(i64, i64)
define i32 @func(i32 %x, i32 %y) nounwind {
; CHECK-T1-LABEL: func:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: adds r0, r0, r1
; CHECK-T1-NEXT: blo .LBB0_2
; CHECK-T1-NEXT: @ %bb.1:
; CHECK-T1-NEXT: movs r0, #0
; CHECK-T1-NEXT: mvns r0, r0
; CHECK-T1-NEXT: .LBB0_2:
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func:
; CHECK-T2: @ %bb.0:
; CHECK-T2-NEXT: adds r0, r0, r1
; CHECK-T2-NEXT: it hs
; CHECK-T2-NEXT: movhs.w r0, #-1
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func:
; CHECK-ARM: @ %bb.0:
; CHECK-ARM-NEXT: adds r0, r0, r1
; CHECK-ARM-NEXT: mvnhs r0, #0
; CHECK-ARM-NEXT: bx lr
%tmp = call i32 @llvm.uadd.sat.i32(i32 %x, i32 %y)
ret i32 %tmp
}
define i64 @func2(i64 %x, i64 %y) nounwind {
; CHECK-T1-LABEL: func2:
; CHECK-T1: @ %bb.0:
; CHECK-T1-NEXT: .save {r4, r5, r7, lr}
; CHECK-T1-NEXT: push {r4, r5, r7, lr}
; CHECK-T1-NEXT: movs r5, #0
; CHECK-T1-NEXT: adds r4, r0, r2
; CHECK-T1-NEXT: adcs r1, r3
; CHECK-T1-NEXT: mov r3, r5
; CHECK-T1-NEXT: adcs r3, r5
; CHECK-T1-NEXT: mvns r2, r5
; CHECK-T1-NEXT: cmp r3, #0
; CHECK-T1-NEXT: mov r0, r2
; CHECK-T1-NEXT: beq .LBB1_3
; CHECK-T1-NEXT: @ %bb.1:
; CHECK-T1-NEXT: cmp r3, #0
; CHECK-T1-NEXT: beq .LBB1_4
; CHECK-T1-NEXT: .LBB1_2:
; CHECK-T1-NEXT: mov r1, r2
; CHECK-T1-NEXT: pop {r4, r5, r7, pc}
; CHECK-T1-NEXT: .LBB1_3:
; CHECK-T1-NEXT: mov r0, r4
; CHECK-T1-NEXT: cmp r3, #0
; CHECK-T1-NEXT: bne .LBB1_2
; CHECK-T1-NEXT: .LBB1_4:
; CHECK-T1-NEXT: mov r2, r1
; CHECK-T1-NEXT: mov r1, r2
; CHECK-T1-NEXT: pop {r4, r5, r7, pc}
;
; CHECK-T2-LABEL: func2:
; CHECK-T2: @ %bb.0:
; CHECK-T2-NEXT: adds r0, r0, r2
; CHECK-T2-NEXT: mov.w r12, #0
; CHECK-T2-NEXT: adcs r1, r3
; CHECK-T2-NEXT: adcs r2, r12, #0
; CHECK-T2-NEXT: itt ne
; CHECK-T2-NEXT: movne.w r0, #-1
; CHECK-T2-NEXT: movne.w r1, #-1
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func2:
; CHECK-ARM: @ %bb.0:
; CHECK-ARM-NEXT: adds r0, r0, r2
; CHECK-ARM-NEXT: mov r12, #0
; CHECK-ARM-NEXT: adcs r1, r1, r3
; CHECK-ARM-NEXT: adcs r2, r12, #0
; CHECK-ARM-NEXT: mvnne r0, #0
; CHECK-ARM-NEXT: mvnne r1, #0
; CHECK-ARM-NEXT: bx lr
%tmp = call i64 @llvm.uadd.sat.i64(i64 %x, i64 %y)
ret i64 %tmp
}
[Codegen] Adjust saturation test. NFC. Add some extra sat tests and adjust some of the existing tests to use signext where it would naturally be. llvm-svn: 375009
2019-10-16 23:50:42 +08:00
define zeroext i16 @func16(i16 zeroext %x, i16 zeroext %y) nounwind {
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-LABEL: func16:
; CHECK-T1: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: lsls r1, r1, #16
; CHECK-T1-NEXT: lsls r0, r0, #16
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: adds r0, r0, r1
; CHECK-T1-NEXT: blo .LBB2_2
; CHECK-T1-NEXT: @ %bb.1:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: movs r0, #0
; CHECK-T1-NEXT: mvns r0, r0
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: .LBB2_2:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: lsrs r0, r0, #16
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func16:
; CHECK-T2: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T2-NEXT: lsls r2, r0, #16
; CHECK-T2-NEXT: add.w r1, r2, r1, lsl #16
; CHECK-T2-NEXT: cmp.w r1, r0, lsl #16
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T2-NEXT: it lo
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T2-NEXT: movlo.w r1, #-1
; CHECK-T2-NEXT: lsrs r0, r1, #16
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func16:
; CHECK-ARM: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-ARM-NEXT: lsl r2, r0, #16
; CHECK-ARM-NEXT: add r1, r2, r1, lsl #16
; CHECK-ARM-NEXT: cmp r1, r0, lsl #16
; CHECK-ARM-NEXT: mvnlo r1, #0
; CHECK-ARM-NEXT: lsr r0, r1, #16
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-ARM-NEXT: bx lr
%tmp = call i16 @llvm.uadd.sat.i16(i16 %x, i16 %y)
ret i16 %tmp
}
[Codegen] Adjust saturation test. NFC. Add some extra sat tests and adjust some of the existing tests to use signext where it would naturally be. llvm-svn: 375009
2019-10-16 23:50:42 +08:00
define zeroext i8 @func8(i8 zeroext %x, i8 zeroext %y) nounwind {
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-LABEL: func8:
; CHECK-T1: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: lsls r1, r1, #24
; CHECK-T1-NEXT: lsls r0, r0, #24
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: adds r0, r0, r1
; CHECK-T1-NEXT: blo .LBB3_2
; CHECK-T1-NEXT: @ %bb.1:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: movs r0, #0
; CHECK-T1-NEXT: mvns r0, r0
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: .LBB3_2:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: lsrs r0, r0, #24
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func8:
; CHECK-T2: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T2-NEXT: lsls r2, r0, #24
; CHECK-T2-NEXT: add.w r1, r2, r1, lsl #24
; CHECK-T2-NEXT: cmp.w r1, r0, lsl #24
; CHECK-T2-NEXT: it lo
; CHECK-T2-NEXT: movlo.w r1, #-1
; CHECK-T2-NEXT: lsrs r0, r1, #24
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func8:
; CHECK-ARM: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-ARM-NEXT: lsl r2, r0, #24
; CHECK-ARM-NEXT: add r1, r2, r1, lsl #24
; CHECK-ARM-NEXT: cmp r1, r0, lsl #24
; CHECK-ARM-NEXT: mvnlo r1, #0
; CHECK-ARM-NEXT: lsr r0, r1, #24
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-ARM-NEXT: bx lr
%tmp = call i8 @llvm.uadd.sat.i8(i8 %x, i8 %y)
ret i8 %tmp
}
[Codegen] Adjust saturation test. NFC. Add some extra sat tests and adjust some of the existing tests to use signext where it would naturally be. llvm-svn: 375009
2019-10-16 23:50:42 +08:00
define zeroext i4 @func3(i4 zeroext %x, i4 zeroext %y) nounwind {
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-LABEL: func3:
; CHECK-T1: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: lsls r1, r1, #28
; CHECK-T1-NEXT: lsls r0, r0, #28
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: adds r0, r0, r1
; CHECK-T1-NEXT: blo .LBB4_2
; CHECK-T1-NEXT: @ %bb.1:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: movs r0, #0
; CHECK-T1-NEXT: mvns r0, r0
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: .LBB4_2:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T1-NEXT: lsrs r0, r0, #28
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T1-NEXT: bx lr
;
; CHECK-T2-LABEL: func3:
; CHECK-T2: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-T2-NEXT: lsls r2, r0, #28
; CHECK-T2-NEXT: add.w r1, r2, r1, lsl #28
; CHECK-T2-NEXT: cmp.w r1, r0, lsl #28
; CHECK-T2-NEXT: it lo
; CHECK-T2-NEXT: movlo.w r1, #-1
; CHECK-T2-NEXT: lsrs r0, r1, #28
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-T2-NEXT: bx lr
;
; CHECK-ARM-LABEL: func3:
; CHECK-ARM: @ %bb.0:
Revert 374373: [Codegen] Alter the default promotion for saturating adds and subs This commit is not extending the promoted integers as it should. Reverting whilst I look into the details. llvm-svn: 374592
2019-10-12 04:33:03 +08:00
; CHECK-ARM-NEXT: lsl r2, r0, #28
; CHECK-ARM-NEXT: add r1, r2, r1, lsl #28
; CHECK-ARM-NEXT: cmp r1, r0, lsl #28
; CHECK-ARM-NEXT: mvnlo r1, #0
; CHECK-ARM-NEXT: lsr r0, r1, #28
Add and adjust saturating tests. NFC This adds some extra testing to the existing [su][add/sub]_sat X86 and AArch64 tests and adds equivalent tests for ARM. llvm-svn: 374169
2019-10-09 22:17:38 +08:00
; CHECK-ARM-NEXT: bx lr
%tmp = call i4 @llvm.uadd.sat.i4(i4 %x, i4 %y)
ret i4 %tmp
}