maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/lib/Target/Mips/MicroMipsInstrInfo.td

159 lines
7.0 KiB
TableGen
Raw Normal View History

[Mips] Support for unaligned load/store microMips instructions This includes instructions lwl, lwr, swl and swr. Patch by Zoran Jovnovic llvm-svn: 188312
2013-08-14 04:19:16 +08:00
def addrimm12 : ComplexPattern<iPTR, 2, "selectIntAddrMM", [frameindex]>;
def simm12 : Operand<i32> {
let DecoderMethod = "DecodeSimm12";
}
def mem_mm_12 : Operand<i32> {
let PrintMethod = "printMemOperand";
let MIOperandInfo = (ops GPR32, simm12);
let EncoderMethod = "getMemEncodingMMImm12";
let ParserMatchClass = MipsMemAsmOperand;
let OperandType = "OPERAND_MEMORY";
}
let canFoldAsLoad = 1 in
class LoadLeftRightMM<string opstr, SDNode OpNode, RegisterOperand RO,
Operand MemOpnd> :
InstSE<(outs RO:$rt), (ins MemOpnd:$addr, RO:$src),
!strconcat(opstr, "\t$rt, $addr"),
[(set RO:$rt, (OpNode addrimm12:$addr, RO:$src))],
NoItinerary, FrmI> {
This patch adds support for microMIPS disassembler and disassembler make check tests. llvm-svn: 190144
2013-09-06 20:30:36 +08:00
let DecoderMethod = "DecodeMemMMImm12";
[Mips] Support for unaligned load/store microMips instructions This includes instructions lwl, lwr, swl and swr. Patch by Zoran Jovnovic llvm-svn: 188312
2013-08-14 04:19:16 +08:00
string Constraints = "$src = $rt";
}
class StoreLeftRightMM<string opstr, SDNode OpNode, RegisterOperand RO,
Operand MemOpnd>:
InstSE<(outs), (ins RO:$rt, MemOpnd:$addr),
!strconcat(opstr, "\t$rt, $addr"),
This patch adds support for microMIPS disassembler and disassembler make check tests. llvm-svn: 190144
2013-09-06 20:30:36 +08:00
[(OpNode RO:$rt, addrimm12:$addr)], NoItinerary, FrmI> {
let DecoderMethod = "DecodeMemMMImm12";
}
[Mips] Support for unaligned load/store microMips instructions This includes instructions lwl, lwr, swl and swr. Patch by Zoran Jovnovic llvm-svn: 188312
2013-08-14 04:19:16 +08:00
[mips] Guard micromips instructions with predicate InMicroMips. Also, fix assembler predicate HasStdEnd so that it is false when the target is micromips. llvm-svn: 188824
2013-08-21 04:46:51 +08:00
let DecoderNamespace = "MicroMips", Predicates = [InMicroMips] in {
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
/// Arithmetic Instructions (ALU Immediate)
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def ADDiu_MM : MMRel, ArithLogicI<"addiu", simm16, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADDI_FM_MM<0xc>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def ADDi_MM : MMRel, ArithLogicI<"addi", simm16, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADDI_FM_MM<0x4>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def SLTi_MM : MMRel, SetCC_I<"slti", setlt, simm16, immSExt16, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
SLTI_FM_MM<0x24>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def SLTiu_MM : MMRel, SetCC_I<"sltiu", setult, simm16, immSExt16, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
SLTI_FM_MM<0x2c>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def ANDi_MM : MMRel, ArithLogicI<"andi", uimm16, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADDI_FM_MM<0x34>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def ORi_MM : MMRel, ArithLogicI<"ori", uimm16, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADDI_FM_MM<0x14>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def XORi_MM : MMRel, ArithLogicI<"xori", uimm16, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADDI_FM_MM<0x1c>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def LUi_MM : MMRel, LoadUpper<"lui", GPR32Opnd, uimm16>, LUI_FM_MM;
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
/// Arithmetic Instructions (3-Operand, R-Type)
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def ADDu_MM : MMRel, ArithLogicR<"addu", GPR32Opnd>, ADD_FM_MM<0, 0x150>;
def SUBu_MM : MMRel, ArithLogicR<"subu", GPR32Opnd>, ADD_FM_MM<0, 0x1d0>;
def MUL_MM : MMRel, ArithLogicR<"mul", GPR32Opnd>, ADD_FM_MM<0, 0x210>;
def ADD_MM : MMRel, ArithLogicR<"add", GPR32Opnd>, ADD_FM_MM<0, 0x110>;
def SUB_MM : MMRel, ArithLogicR<"sub", GPR32Opnd>, ADD_FM_MM<0, 0x190>;
def SLT_MM : MMRel, SetCC_R<"slt", setlt, GPR32Opnd>, ADD_FM_MM<0, 0x350>;
def SLTu_MM : MMRel, SetCC_R<"sltu", setult, GPR32Opnd>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADD_FM_MM<0, 0x390>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def AND_MM : MMRel, ArithLogicR<"and", GPR32Opnd, 1, IIAlu, and>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADD_FM_MM<0, 0x250>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def OR_MM : MMRel, ArithLogicR<"or", GPR32Opnd, 1, IIAlu, or>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADD_FM_MM<0, 0x290>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def XOR_MM : MMRel, ArithLogicR<"xor", GPR32Opnd, 1, IIAlu, xor>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
ADD_FM_MM<0, 0x310>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def NOR_MM : MMRel, LogicNOR<"nor", GPR32Opnd>, ADD_FM_MM<0, 0x2d0>;
[mips] Rename HIRegs and LORegs. llvm-svn: 188341
2013-08-14 08:47:08 +08:00
def MULT_MM : MMRel, Mult<"mult", IIImul, GPR32Opnd, [HI0, LO0]>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
MULT_FM_MM<0x22c>;
[mips] Rename HIRegs and LORegs. llvm-svn: 188341
2013-08-14 08:47:08 +08:00
def MULTu_MM : MMRel, Mult<"multu", IIImul, GPR32Opnd, [HI0, LO0]>,
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
MULT_FM_MM<0x26c>;
Support for microMIPS DIV instructions. llvm-svn: 190745
2013-09-14 15:15:21 +08:00
def SDIV_MM : MMRel, Div<"div", IIIdiv, GPR32Opnd, [HI0, LO0]>,
MULT_FM_MM<0x2ac>;
def UDIV_MM : MMRel, Div<"divu", IIIdiv, GPR32Opnd, [HI0, LO0]>,
MULT_FM_MM<0x2ec>;
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
/// Shift Instructions
[mips] Use uimm5 and uimm6 instead of shamt and imm, if the immediate has to fit into a 5-bit or 6-bit field. llvm-svn: 190226
2013-09-07 08:02:02 +08:00
def SLL_MM : MMRel, shift_rotate_imm<"sll", uimm5, GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRA_FM_MM<0, 0>;
[mips] Use uimm5 and uimm6 instead of shamt and imm, if the immediate has to fit into a 5-bit or 6-bit field. llvm-svn: 190226
2013-09-07 08:02:02 +08:00
def SRL_MM : MMRel, shift_rotate_imm<"srl", uimm5, GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRA_FM_MM<0x40, 0>;
[mips] Use uimm5 and uimm6 instead of shamt and imm, if the immediate has to fit into a 5-bit or 6-bit field. llvm-svn: 190226
2013-09-07 08:02:02 +08:00
def SRA_MM : MMRel, shift_rotate_imm<"sra", uimm5, GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRA_FM_MM<0x80, 0>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def SLLV_MM : MMRel, shift_rotate_reg<"sllv", GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRLV_FM_MM<0x10, 0>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def SRLV_MM : MMRel, shift_rotate_reg<"srlv", GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRLV_FM_MM<0x50, 0>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def SRAV_MM : MMRel, shift_rotate_reg<"srav", GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRLV_FM_MM<0x90, 0>;
[mips] Use uimm5 and uimm6 instead of shamt and imm, if the immediate has to fit into a 5-bit or 6-bit field. llvm-svn: 190226
2013-09-07 08:02:02 +08:00
def ROTR_MM : MMRel, shift_rotate_imm<"rotr", uimm5, GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRA_FM_MM<0xc0, 0>;
[mips] Rename register classes CPURegs and CPU64Regs. llvm-svn: 187832
2013-08-07 07:08:38 +08:00
def ROTRV_MM : MMRel, shift_rotate_reg<"rotrv", GPR32Opnd>,
[mips] Add definitions of micromips shift instructions. Patch by Zoran Jovanovic. llvm-svn: 180238
2013-04-25 09:11:15 +08:00
SRLV_FM_MM<0xd0, 0>;
[mips] Add definitions of micromips load and store instructions. Patch by Zoran Jovanovic. llvm-svn: 180241
2013-04-25 09:21:25 +08:00
/// Load and Store Instructions - aligned
This patch adds support for microMIPS disassembler and disassembler make check tests. llvm-svn: 190144
2013-09-06 20:30:36 +08:00
let DecoderMethod = "DecodeMemMMImm16" in {
def LB_MM : Load<"lb", GPR32Opnd>, MMRel, LW_FM_MM<0x7>;
def LBu_MM : Load<"lbu", GPR32Opnd>, MMRel, LW_FM_MM<0x5>;
def LH_MM : Load<"lh", GPR32Opnd>, MMRel, LW_FM_MM<0xf>;
def LHu_MM : Load<"lhu", GPR32Opnd>, MMRel, LW_FM_MM<0xd>;
def LW_MM : Load<"lw", GPR32Opnd>, MMRel, LW_FM_MM<0x3f>;
def SB_MM : Store<"sb", GPR32Opnd>, MMRel, LW_FM_MM<0x6>;
def SH_MM : Store<"sh", GPR32Opnd>, MMRel, LW_FM_MM<0xe>;
def SW_MM : Store<"sw", GPR32Opnd>, MMRel, LW_FM_MM<0x3e>;
}
[Mips] Support for unaligned load/store microMips instructions This includes instructions lwl, lwr, swl and swr. Patch by Zoran Jovnovic llvm-svn: 188312
2013-08-14 04:19:16 +08:00
/// Load and Store Instructions - unaligned
[mips] Guard micromips instructions with predicate InMicroMips. Also, fix assembler predicate HasStdEnd so that it is false when the target is micromips. llvm-svn: 188824
2013-08-21 04:46:51 +08:00
def LWL_MM : LoadLeftRightMM<"lwl", MipsLWL, GPR32Opnd, mem_mm_12>,
LWL_FM_MM<0x0>;
def LWR_MM : LoadLeftRightMM<"lwr", MipsLWR, GPR32Opnd, mem_mm_12>,
LWL_FM_MM<0x1>;
def SWL_MM : StoreLeftRightMM<"swl", MipsSWL, GPR32Opnd, mem_mm_12>,
LWL_FM_MM<0x8>;
def SWR_MM : StoreLeftRightMM<"swr", MipsSWR, GPR32Opnd, mem_mm_12>,
LWL_FM_MM<0x9>;
This patch adds support for microMIPS Move Conditional instructions. Test cases are included in patch. llvm-svn: 190148
2013-09-06 20:41:17 +08:00
/// Move Conditional
def MOVZ_I_MM : MMRel, CMov_I_I_FT<"movz", GPR32Opnd, GPR32Opnd,
NoItinerary>, ADD_FM_MM<0, 0x58>;
def MOVN_I_MM : MMRel, CMov_I_I_FT<"movn", GPR32Opnd, GPR32Opnd,
NoItinerary>, ADD_FM_MM<0, 0x18>;
def MOVT_I_MM : MMRel, CMov_F_I_FT<"movt", GPR32Opnd, IIAlu>,
CMov_F_I_FM_MM<0x25>;
def MOVF_I_MM : MMRel, CMov_F_I_FT<"movf", GPR32Opnd, IIAlu>,
CMov_F_I_FM_MM<0x5>;
This patch adds support for microMIPS Move to/from HI/LO instructions. Test cases are included in patch. llvm-svn: 190152
2013-09-06 20:53:21 +08:00
/// Move to/from HI/LO
def MTHI_MM : MMRel, MoveToLOHI<"mthi", GPR32Opnd, [HI0]>,
MTLO_FM_MM<0x0b5>;
def MTLO_MM : MMRel, MoveToLOHI<"mtlo", GPR32Opnd, [LO0]>,
MTLO_FM_MM<0x0f5>;
def MFHI_MM : MMRel, MoveFromLOHI<"mfhi", GPR32Opnd, [HI0]>,
MFLO_FM_MM<0x035>;
def MFLO_MM : MMRel, MoveFromLOHI<"mflo", GPR32Opnd, [LO0]>,
MFLO_FM_MM<0x075>;
This patch adds support for microMIPS Multiply and Add/Sub instructions. Test cases are included in patch. llvm-svn: 190154
2013-09-06 21:08:00 +08:00
/// Multiply Add/Sub Instructions
def MADD_MM : MMRel, MArithR<"madd", 1>, MULT_FM_MM<0x32c>;
def MADDU_MM : MMRel, MArithR<"maddu", 1>, MULT_FM_MM<0x36c>;
def MSUB_MM : MMRel, MArithR<"msub">, MULT_FM_MM<0x3ac>;
def MSUBU_MM : MMRel, MArithR<"msubu">, MULT_FM_MM<0x3ec>;
Support for misc microMIPS instructions. llvm-svn: 190744
2013-09-14 14:49:25 +08:00
/// Count Leading
def CLZ_MM : MMRel, CountLeading0<"clz", GPR32Opnd>, CLO_FM_MM<0x16c>;
def CLO_MM : MMRel, CountLeading1<"clo", GPR32Opnd>, CLO_FM_MM<0x12c>;
/// Sign Ext In Register Instructions.
def SEB_MM : MMRel, SignExtInReg<"seb", i8, GPR32Opnd>, SEB_FM_MM<0x0ac>;
def SEH_MM : MMRel, SignExtInReg<"seh", i16, GPR32Opnd>, SEB_FM_MM<0x0ec>;
/// Word Swap Bytes Within Halfwords
def WSBH_MM : MMRel, SubwordSwap<"wsbh", GPR32Opnd>, SEB_FM_MM<0x1ec>;
def EXT_MM : MMRel, ExtBase<"ext", GPR32Opnd, uimm5, MipsExt>,
EXT_FM_MM<0x2c>;
def INS_MM : MMRel, InsBase<"ins", GPR32Opnd, uimm5, MipsIns>,
EXT_FM_MM<0x0c>;
[mips] First patch which adds support for micromips. This patch adds support for recoded (meaning assembly-language compatible to standard mips32) arithmetic 32-bit instructions. Patch by Zoran Jovanovic. llvm-svn: 179873
2013-04-20 03:03:11 +08:00
}