maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/WebAssembly/phi.ll

48 lines
1.0 KiB
LLVM
Raw Normal View History

[WebAssembly] Enable SSA lowering and other pre-regalloc passes llvm-svn: 247008
2015-09-08 20:39:25 +08:00
; RUN: llc < %s -asm-verbose=false | FileCheck %s
; Test that phis are lowered.
[WebAssembly] Update target datalayout strings. llvm-svn: 247187
2015-09-10 04:54:31 +08:00
target datalayout = "e-p:32:32-i64:64-n32:64-S128"
[WebAssembly] Enable SSA lowering and other pre-regalloc passes llvm-svn: 247008
2015-09-08 20:39:25 +08:00
target triple = "wasm32-unknown-unknown"
[WebAssembly] Implement WebAssemblyInstrInfo::copyPhysReg llvm-svn: 247110
2015-09-09 08:52:47 +08:00
; Basic phi triangle.
[WebAssembly] Switch to a more traditional assembly syntax This new syntax is built around putting each instruction on its own line in a "mnemonic op, op, op" like syntax. It also uses conventional data section directives like ".byte" and so on rather than requiring everything to be in hierarchical S-expression format. This is a more natural syntax for a ".s" file format from the perspective of LLVM MC and related tools, while remaining easy to translate into other forms as needed. llvm-svn: 249364
2015-10-06 08:27:55 +08:00
; CHECK-LABEL: test0:
[WebAssembly] Suffix output operands with '='. This distinguishes input operands from output operands. This is something of a syntactic experiment to see whether the mild amount of clutter this adds is outweighed by the extra information it conveys to the reader. llvm-svn: 253922
2015-11-24 05:55:57 +08:00
; CHECK: div_s $[[NUM0:[0-9]+]]=, $0, $pop[[NUM1:[0-9]+]]{{$}}
[WebAssembly] Enable register coloring and register stackifying. This also takes the push/pop syntax another step forward, introducing stack slot numbers to make it easier to see how expressions are connected. For example, the value pushed in $push7 is popped in $pop7. And, this begins an experiment with making get_local and set_local implicit when an operation directly uses or defines a register. This greatly reduces clutter. If this experiment succeeds, it may make sense to do this for const instructions as well. And, this introduces more special code for ARGUMENTS; hopefully this code will soon be obviated by proper support for live-in virtual registers. llvm-svn: 253465
2015-11-19 00:12:01 +08:00
; CHECK: return $[[NUM0]]{{$}}
[WebAssembly] Enable SSA lowering and other pre-regalloc passes llvm-svn: 247008
2015-09-08 20:39:25 +08:00
define i32 @test0(i32 %p) {
entry:
%t = icmp slt i32 %p, 0
br i1 %t, label %true, label %done
true:
%a = sdiv i32 %p, 3
br label %done
done:
%s = phi i32 [ %a, %true ], [ %p, %entry ]
ret i32 %s
}
[WebAssembly] Implement WebAssemblyInstrInfo::copyPhysReg llvm-svn: 247110
2015-09-09 08:52:47 +08:00
; Swap phis.
[WebAssembly] Switch to a more traditional assembly syntax This new syntax is built around putting each instruction on its own line in a "mnemonic op, op, op" like syntax. It also uses conventional data section directives like ".byte" and so on rather than requiring everything to be in hierarchical S-expression format. This is a more natural syntax for a ".s" file format from the perspective of LLVM MC and related tools, while remaining easy to translate into other forms as needed. llvm-svn: 249364
2015-10-06 08:27:55 +08:00
; CHECK-LABEL: test1:
[WebAssembly] Check in an initial CFG Stackifier pass This pass implements a simple algorithm for conversion from CFG to wasm's structured control flow. It doesn't yet handle multiple-entry loops; that will be added in a future patch. It also adds initial support for switch statements. Differential Revision: http://reviews.llvm.org/D12735 llvm-svn: 247818
2015-09-17 00:51:30 +08:00
; CHECK: BB1_1:
[WebAssembly] Suffix output operands with '='. This distinguishes input operands from output operands. This is something of a syntactic experiment to see whether the mild amount of clutter this adds is outweighed by the extra information it conveys to the reader. llvm-svn: 253922
2015-11-24 05:55:57 +08:00
; CHECK: copy_local $[[NUM0:[0-9]+]]=, $[[NUM1:[0-9]+]]{{$}}
; CHECK: copy_local $[[NUM1]]=, $[[NUM2:[0-9]+]]{{$}}
; CHECK: copy_local $[[NUM2]]=, $[[NUM0]]{{$}}
[WebAssembly] Implement WebAssemblyInstrInfo::copyPhysReg llvm-svn: 247110
2015-09-09 08:52:47 +08:00
define i32 @test1(i32 %n) {
entry:
br label %loop
loop:
%a = phi i32 [ 0, %entry ], [ %b, %loop ]
%b = phi i32 [ 1, %entry ], [ %a, %loop ]
%i = phi i32 [ 0, %entry ], [ %i.next, %loop ]
%i.next = add i32 %i, 1
%t = icmp slt i32 %i.next, %n
br i1 %t, label %loop, label %exit
exit:
ret i32 %a
}