2016-10-12 04:15:20 +08:00
|
|
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
|
2016-10-13 22:27:08 +08:00
|
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown | FileCheck %s --check-prefix=X64
|
|
|
|
; RUN: llc < %s -mtriple=i386-unknown-unknown | FileCheck %s --check-prefix=X32
|
2016-10-12 04:15:20 +08:00
|
|
|
|
|
|
|
define i8 @select_i8_neg1_or_0(i1 %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i8_neg1_or_0:
|
|
|
|
; X64: # BB#0:
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: andb $1, %dil
|
|
|
|
; X64-NEXT: negb %dil
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: movl %edi, %eax
|
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i8_neg1_or_0:
|
|
|
|
; X32: # BB#0:
|
|
|
|
; X32-NEXT: movb {{[0-9]+}}(%esp), %al
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: andb $1, %al
|
|
|
|
; X32-NEXT: negb %al
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i8
|
|
|
|
ret i8 %b
|
|
|
|
}
|
|
|
|
|
|
|
|
define i8 @select_i8_neg1_or_0_zeroext(i1 zeroext %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i8_neg1_or_0_zeroext:
|
|
|
|
; X64: # BB#0:
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: negb %dil
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: movl %edi, %eax
|
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i8_neg1_or_0_zeroext:
|
|
|
|
; X32: # BB#0:
|
|
|
|
; X32-NEXT: movb {{[0-9]+}}(%esp), %al
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: negb %al
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i8
|
|
|
|
ret i8 %b
|
|
|
|
}
|
|
|
|
|
|
|
|
define i16 @select_i16_neg1_or_0(i1 %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i16_neg1_or_0:
|
|
|
|
; X64: # BB#0:
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: andl $1, %edi
|
|
|
|
; X64-NEXT: negl %edi
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: movl %edi, %eax
|
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i16_neg1_or_0:
|
|
|
|
; X32: # BB#0:
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: andl $1, %eax
|
|
|
|
; X32-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
|
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i16
|
|
|
|
ret i16 %b
|
|
|
|
}
|
|
|
|
|
|
|
|
define i16 @select_i16_neg1_or_0_zeroext(i1 zeroext %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i16_neg1_or_0_zeroext:
|
|
|
|
; X64: # BB#0:
|
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
|
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i16_neg1_or_0_zeroext:
|
|
|
|
; X32: # BB#0:
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: # kill: %AX<def> %AX<kill> %EAX<kill>
|
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i16
|
|
|
|
ret i16 %b
|
|
|
|
}
|
|
|
|
|
|
|
|
define i32 @select_i32_neg1_or_0(i1 %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i32_neg1_or_0:
|
|
|
|
; X64: # BB#0:
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: andl $1, %edi
|
|
|
|
; X64-NEXT: negl %edi
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: movl %edi, %eax
|
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i32_neg1_or_0:
|
|
|
|
; X32: # BB#0:
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: andl $1, %eax
|
|
|
|
; X32-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i32
|
|
|
|
ret i32 %b
|
|
|
|
}
|
|
|
|
|
|
|
|
define i32 @select_i32_neg1_or_0_zeroext(i1 zeroext %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i32_neg1_or_0_zeroext:
|
|
|
|
; X64: # BB#0:
|
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i32_neg1_or_0_zeroext:
|
|
|
|
; X32: # BB#0:
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i32
|
|
|
|
ret i32 %b
|
|
|
|
}
|
|
|
|
|
|
|
|
define i64 @select_i64_neg1_or_0(i1 %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i64_neg1_or_0:
|
|
|
|
; X64: # BB#0:
|
|
|
|
; X64-NEXT: # kill: %EDI<def> %EDI<kill> %RDI<def>
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: andl $1, %edi
|
|
|
|
; X64-NEXT: negq %rdi
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: movq %rdi, %rax
|
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i64_neg1_or_0:
|
|
|
|
; X32: # BB#0:
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
|
|
|
; X32-NEXT: andl $1, %eax
|
|
|
|
; X32-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: movl %eax, %edx
|
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i64
|
|
|
|
ret i64 %b
|
|
|
|
}
|
|
|
|
|
|
|
|
define i64 @select_i64_neg1_or_0_zeroext(i1 zeroext %a) {
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-LABEL: select_i64_neg1_or_0_zeroext:
|
|
|
|
; X64: # BB#0:
|
|
|
|
; X64-NEXT: movzbl %dil, %eax
|
2016-10-20 00:58:59 +08:00
|
|
|
; X64-NEXT: negq %rax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X64-NEXT: retq
|
|
|
|
;
|
|
|
|
; X32-LABEL: select_i64_neg1_or_0_zeroext:
|
|
|
|
; X32: # BB#0:
|
|
|
|
; X32-NEXT: movzbl {{[0-9]+}}(%esp), %eax
|
2016-10-20 00:58:59 +08:00
|
|
|
; X32-NEXT: negl %eax
|
2016-10-13 22:27:08 +08:00
|
|
|
; X32-NEXT: movl %eax, %edx
|
|
|
|
; X32-NEXT: retl
|
2016-10-12 04:15:20 +08:00
|
|
|
;
|
|
|
|
%b = sext i1 %a to i64
|
|
|
|
ret i64 %b
|
|
|
|
}
|
|
|
|
|