maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/Mips/dsp-vec-load-store.ll

12 lines
307 B
LLVM
Raw Normal View History

[mips] Expand vector truncating stores and extending loads. llvm-svn: 187667
2013-08-03 03:23:33 +08:00
; RUN: llc -march=mipsel -mattr=+dsp < %s
@g1 = common global <2 x i8> zeroinitializer, align 2
@g0 = common global <2 x i8> zeroinitializer, align 2
define void @extend_load_trunc_store_v2i8() {
entry:
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction Essentially the same as the GEP change in r230786. A similar migration script can be used to update test cases, though a few more test case improvements/changes were required this time around: (r229269-r229278) import fileinput import sys import re pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)") for line in sys.stdin: sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line)) Reviewers: rafael, dexonsmith, grosser Differential Revision: http://reviews.llvm.org/D7649 llvm-svn: 230794
2015-02-28 05:17:42 +08:00
%0 = load <2 x i8>, <2 x i8>* @g1, align 2
[mips] Expand vector truncating stores and extending loads. llvm-svn: 187667
2013-08-03 03:23:33 +08:00
store <2 x i8> %0, <2 x i8>* @g0, align 2
ret void
}