maxjhandsome
/
llvm-project
forked from OSchip/llvm-project
1
0
Fork 0
Code Issues Pull Requests Packages Releases Wiki Activity
llvm-project/llvm/test/CodeGen/ARM/sat-to-bitop.ll

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

322 lines
9.0 KiB
LLVM
Raw Normal View History

[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
[ARM] Remove more unused check prefixes, NFC
2020-11-14 23:37:53 +08:00
; RUN: llc -mtriple=arm %s -o - | FileCheck %s --check-prefix=CHECK-ARM
; RUN: llc -mtriple=thumb-eabi %s -o - | FileCheck %s --check-prefix=CHECK-T
; RUN: llc -mtriple=thumb-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - | FileCheck %s --check-prefix=CHECK-T2
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
; Check for clipping against 0 that should result in bic
;
; Base tests with different bit widths
; x < 0 ? 0 : x
; 32-bit base test
define i32 @sat0_base_32bit(i32 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat0_base_32bit:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: bic r0, r0, r0, asr #31
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat0_base_32bit:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: asrs r1, r0, #31
; CHECK-T-NEXT: bics r0, r1
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat0_base_32bit:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: bic.w r0, r0, r0, asr #31
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i32 %x, 0
%saturateLow = select i1 %cmpLow, i32 0, i32 %x
ret i32 %saturateLow
}
; x < 0 ? 0 : x
; 16-bit base test
define i16 @sat0_base_16bit(i16 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat0_base_16bit:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: lsl r1, r0, #16
; CHECK-ARM-NEXT: asr r1, r1, #16
; CHECK-ARM-NEXT: cmp r1, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-ARM-NEXT: movmi r0, #0
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat0_base_16bit:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: lsls r1, r0, #16
; CHECK-T-NEXT: asrs r1, r1, #16
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T-NEXT: bpl .LBB1_2
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T-NEXT: @ %bb.1:
; CHECK-T-NEXT: movs r0, #0
; CHECK-T-NEXT: .LBB1_2: @ %entry
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat0_base_16bit:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: sxth r1, r0
; CHECK-T2-NEXT: cmp r1, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T2-NEXT: it mi
; CHECK-T2-NEXT: movmi r0, #0
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i16 %x, 0
%saturateLow = select i1 %cmpLow, i16 0, i16 %x
ret i16 %saturateLow
}
; x < 0 ? 0 : x
; 8-bit base test
define i8 @sat0_base_8bit(i8 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat0_base_8bit:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: lsl r1, r0, #24
; CHECK-ARM-NEXT: asr r1, r1, #24
; CHECK-ARM-NEXT: cmp r1, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-ARM-NEXT: movmi r0, #0
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat0_base_8bit:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: lsls r1, r0, #24
; CHECK-T-NEXT: asrs r1, r1, #24
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T-NEXT: bpl .LBB2_2
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T-NEXT: @ %bb.1:
; CHECK-T-NEXT: movs r0, #0
; CHECK-T-NEXT: .LBB2_2: @ %entry
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat0_base_8bit:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: sxtb r1, r0
; CHECK-T2-NEXT: cmp r1, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T2-NEXT: it mi
; CHECK-T2-NEXT: movmi r0, #0
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i8 %x, 0
%saturateLow = select i1 %cmpLow, i8 0, i8 %x
ret i8 %saturateLow
}
; Test where the conditional is formed in a different way
; x > 0 ? x : 0
define i32 @sat0_lower_1(i32 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat0_lower_1:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: bic r0, r0, r0, asr #31
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat0_lower_1:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: asrs r1, r0, #31
; CHECK-T-NEXT: bics r0, r1
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat0_lower_1:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: bic.w r0, r0, r0, asr #31
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpGt = icmp sgt i32 %x, 0
%saturateLow = select i1 %cmpGt, i32 %x, i32 0
ret i32 %saturateLow
}
; Check for clipping against -1 that should result in orr
;
; Base tests with different bit widths
;
; x < -1 ? -1 : x
; 32-bit base test
define i32 @sat1_base_32bit(i32 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat1_base_32bit:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: orr r0, r0, r0, asr #31
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat1_base_32bit:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: asrs r1, r0, #31
; CHECK-T-NEXT: orrs r0, r1
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat1_base_32bit:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: orr.w r0, r0, r0, asr #31
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i32 %x, -1
%saturateLow = select i1 %cmpLow, i32 -1, i32 %x
ret i32 %saturateLow
}
; x < -1 ? -1 : x
; 16-bit base test
define i16 @sat1_base_16bit(i16 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat1_base_16bit:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: lsl r1, r0, #16
; CHECK-ARM-NEXT: asr r1, r1, #16
; CHECK-ARM-NEXT: cmn r1, #1
; CHECK-ARM-NEXT: mvnlt r0, #0
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat1_base_16bit:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: movs r1, #0
; CHECK-T-NEXT: mvns r1, r1
; CHECK-T-NEXT: lsls r2, r0, #16
; CHECK-T-NEXT: asrs r2, r2, #16
; CHECK-T-NEXT: cmp r2, r1
; CHECK-T-NEXT: blt .LBB5_2
; CHECK-T-NEXT: @ %bb.1: @ %entry
; CHECK-T-NEXT: movs r1, r0
; CHECK-T-NEXT: .LBB5_2: @ %entry
; CHECK-T-NEXT: movs r0, r1
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat1_base_16bit:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: sxth r1, r0
; CHECK-T2-NEXT: cmp.w r1, #-1
; CHECK-T2-NEXT: it lt
; CHECK-T2-NEXT: movlt.w r0, #-1
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i16 %x, -1
%saturateLow = select i1 %cmpLow, i16 -1, i16 %x
ret i16 %saturateLow
}
; x < -1 ? -1 : x
; 8-bit base test
define i8 @sat1_base_8bit(i8 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat1_base_8bit:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: lsl r1, r0, #24
; CHECK-ARM-NEXT: asr r1, r1, #24
; CHECK-ARM-NEXT: cmn r1, #1
; CHECK-ARM-NEXT: mvnlt r0, #0
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat1_base_8bit:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: movs r1, #0
; CHECK-T-NEXT: mvns r1, r1
; CHECK-T-NEXT: lsls r2, r0, #24
; CHECK-T-NEXT: asrs r2, r2, #24
; CHECK-T-NEXT: cmp r2, r1
; CHECK-T-NEXT: blt .LBB6_2
; CHECK-T-NEXT: @ %bb.1: @ %entry
; CHECK-T-NEXT: movs r1, r0
; CHECK-T-NEXT: .LBB6_2: @ %entry
; CHECK-T-NEXT: movs r0, r1
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat1_base_8bit:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: sxtb r1, r0
; CHECK-T2-NEXT: cmp.w r1, #-1
; CHECK-T2-NEXT: it lt
; CHECK-T2-NEXT: movlt.w r0, #-1
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i8 %x, -1
%saturateLow = select i1 %cmpLow, i8 -1, i8 %x
ret i8 %saturateLow
}
; Test where the conditional is formed in a different way
; x > -1 ? x : -1
define i32 @sat1_lower_1(i32 %x) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: sat1_lower_1:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: orr r0, r0, r0, asr #31
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: sat1_lower_1:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: asrs r1, r0, #31
; CHECK-T-NEXT: orrs r0, r1
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: sat1_lower_1:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: orr.w r0, r0, r0, asr #31
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpGt = icmp sgt i32 %x, -1
%saturateLow = select i1 %cmpGt, i32 %x, i32 -1
ret i32 %saturateLow
}
; The following tests for patterns that should not transform into bitops
; but that are similar enough that could confuse the selector.
; x < 0 ? 0 : y where x and y does not properly match
define i32 @no_sat0_incorrect_variable(i32 %x, i32 %y) #0 {
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-LABEL: no_sat0_incorrect_variable:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: cmp r0, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-ARM-NEXT: movmi r1, #0
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-NEXT: mov r0, r1
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: no_sat0_incorrect_variable:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: cmp r0, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T-NEXT: bpl .LBB8_2
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T-NEXT: @ %bb.1:
; CHECK-T-NEXT: movs r1, #0
; CHECK-T-NEXT: .LBB8_2: @ %entry
; CHECK-T-NEXT: movs r0, r1
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: no_sat0_incorrect_variable:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: cmp r0, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T2-NEXT: it mi
; CHECK-T2-NEXT: movmi r1, #0
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T2-NEXT: mov r0, r1
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i32 %x, 0
%saturateLow = select i1 %cmpLow, i32 0, i32 %y
ret i32 %saturateLow
}
; x < 0 ? -1 : x
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
define i32 @no_sat0_incorrect_constant(i32 %x) {
; CHECK-ARM-LABEL: no_sat0_incorrect_constant:
; CHECK-ARM: @ %bb.0: @ %entry
; CHECK-ARM-NEXT: cmp r0, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-ARM-NEXT: mvnmi r0, #0
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-ARM-NEXT: mov pc, lr
;
; CHECK-T-LABEL: no_sat0_incorrect_constant:
; CHECK-T: @ %bb.0: @ %entry
; CHECK-T-NEXT: cmp r0, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T-NEXT: bpl .LBB9_2
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T-NEXT: @ %bb.1:
; CHECK-T-NEXT: movs r0, #0
; CHECK-T-NEXT: mvns r0, r0
; CHECK-T-NEXT: .LBB9_2: @ %entry
; CHECK-T-NEXT: bx lr
;
; CHECK-T2-LABEL: no_sat0_incorrect_constant:
; CHECK-T2: @ %bb.0: @ %entry
; CHECK-T2-NEXT: cmp r0, #0
[ARM] Favour PL/MI over GE/LT when possible The arm condition codes for GE is N==V (and for LT is N!=V). If the source of flags cannot set V (overflow), such as a cmp against #0, then we can use the simpler PL and MI conditions that only check N. As these PL/MI conditions are simpler than GE/LT, other passes like the peephole optimiser can have a better time optimising away the redundant CMPs. The exception is the VSEL instruction, which cannot take the PL code, so there the transform favours GE. Differential Revision: https://reviews.llvm.org/D64160 llvm-svn: 365117
2019-07-04 16:58:58 +08:00
; CHECK-T2-NEXT: it mi
; CHECK-T2-NEXT: movmi.w r0, #-1
[ARM] Added testing for D64160. NFC Adds some extra vsel testing and regenerates long shift and saturation bitop tests. llvm-svn: 365116
2019-07-04 16:49:32 +08:00
; CHECK-T2-NEXT: bx lr
[ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations Summary: Expressions of the form x < 0 ? 0 : x; and x < -1 ? -1 : x can be lowered using bit-operations instead of branching or conditional moves In thumb-mode this results in a two-instruction sequence, a shift followed by a bic or or while in ARM/thumb2 mode that has flexible second operand the shift can be folded into a single bic/or instructions. In most cases this results in smaller code and possibly less branches, and in no case larger than before. Patch by Martin Svanfeldt Reviewers: fhahn, pbarrio, rogfer01 Reviewed By: pbarrio, rogfer01 Subscribers: chrib, yroux, eugenis, efriedma, rogfer01, aemerson, javed.absar, kristof.beyls, llvm-commits Differential Revision: https://reviews.llvm.org/D42574 llvm-svn: 326333
2018-03-01 01:13:07 +08:00
entry:
%cmpLow = icmp slt i32 %x, 0
%saturateLow = select i1 %cmpLow, i32 -1, i32 %x
ret i32 %saturateLow
}