Go to file
Huizhe Wang c94e29f54e Merge branch 'pcie-ssd' into 'master'
Pcie ssd

See merge request pard/labeled-RISC-V!239
2019-09-01 17:11:30 +08:00
.github Add Issue/PR Template based off of Chisel/FIRRTL (#1502) 2018-08-23 16:10:50 -07:00
bootrom change DRAM base 2019-03-06 16:49:55 +08:00
chisel3@9a0ce2272c Bump chisel3 2019-01-07 17:30:24 -08:00
csrc Merge branch 'master' into merge 2018-05-24 17:52:11 +08:00
emulator Merge commit 'a05728c4fab84a13585e14ac684b47c875b17b57' into boom 2019-04-24 13:59:51 +08:00
firrtl@2272044c6a Bump firrtl 2019-02-14 15:17:07 -08:00
fpga Merge branch 'pcie-ssd' into 'master' 2019-09-01 17:11:30 +08:00
hardfloat@45f5ae171a bump hardfloat for scala 2.11.12 (#1216) 2018-01-30 20:42:36 -08:00
macros/src/main/scala ValName: 'lazy val' now also counts for providing a name 2017-12-01 11:26:59 -08:00
project Bump firrtl, json4s, and sbt (#1739) 2018-12-13 18:45:10 -08:00
regression Change riscv-tools install rule so checkout is an order-requ rather than dependency. This is to 2018-11-14 16:07:49 -08:00
scripts Merge remote-tracking branch 'shinezyy/boom' into bump-rocket 2019-07-11 15:16:29 +08:00
src/main lvna,LvNAConfigs: add more interrupts for pcie 2019-07-30 20:16:23 +08:00
torture@77195ab12a Merge with Head 2016-12-12 16:18:37 -08:00
vsim Merge branch 'upstream' into merge-upstream 2018-10-15 10:00:52 +08:00
.gitignore Add two types of debug facilities 2019-03-06 16:40:26 +08:00
.gitmodules Merge commit 'a05728c4fab84a13585e14ac684b47c875b17b57' into boom 2019-04-24 13:59:51 +08:00
.travis.yml Bump verilator to v4.008 (#1762) 2019-02-01 14:36:49 -08:00
LICENSE.Berkeley scripts: two scripts to determine copyright holder of files 2016-11-27 22:15:38 -08:00
LICENSE.SiFive Update LICENSE.SiFive (#618) 2017-03-27 14:55:28 -07:00
LICENSE.jtag Add ucb-art/chisel-jtag (#612) 2017-03-26 18:03:21 -07:00
Makefrag Added makefile rules for bootrom image. 2019-03-06 15:11:13 +08:00
README-rocketchip.md Update readme 2019-03-24 12:38:56 +08:00
README.md modify fpga/README.md 2019-07-11 14:26:47 +08:00
README_LvNA.md update doc 2018-08-23 22:48:34 +08:00
README_TRAVIS.md Update README_TRAVIS.md 2017-07-05 11:45:04 -07:00
build.sbt Bump firrtl, json4s, and sbt (#1739) 2018-12-13 18:45:10 -08:00
origin_rocket_README.md update readme 2019-01-04 20:17:30 +08:00
riscv-tools.hash bumping riscv-tools 2019-01-28 17:44:20 -08:00
sbt-launch.jar Bump chisel and firrtl (#1232) 2018-03-01 15:19:12 -08:00

README.md

Labeled RISC-V based on Rocketchip

We build our labeled RISC-V prototype based on rocketchip.