forked from OSchip/iEDA
!38 add paper link
Merge pull request !38 from Xingquan-Li/auto-8273072-master-ce45baa4-1
This commit is contained in:
commit
8f71cf1b10
|
|
@ -31,7 +31,7 @@ if(BUILD_PYTHON)
|
|||
set(BUILD_STATIC_LIB OFF)
|
||||
set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} -fPIC")
|
||||
endif()
|
||||
option(BUILD_GUI "If ON, build GUI." OFF)
|
||||
option(BUILD_GUI "If ON, build GUI." ON)
|
||||
|
||||
# add_subdirectory(src/third_party/mt-kahypar)
|
||||
|
||||
|
|
|
|||
|
|
@ -74,7 +74,7 @@ Open-source is not a goal but a way
|
|||
|
||||
---
|
||||
|
||||
## **论文和报告**
|
||||
## **论文和报告** [[查看更多](https://ieda.oscc.cc/en/research/achieves/papers.html)]
|
||||
- iRT: Net Resource Allocation: A Desirable Initial Routing Step, DAC, 2024
|
||||
- iCTS: Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree, DAC, 2024
|
||||
- AiEDA: An Open-source AI-native EDA Library, ISEDA, 2024
|
||||
|
|
@ -90,7 +90,7 @@ Open-source is not a goal but a way
|
|||
|
||||
使用 iEDA 进行芯片设计,需首先获得 iEDA 可执行文件。
|
||||
|
||||
若您需要对 iEDA 进行修改,通过源码构建,请按照顺序阅读。
|
||||
若您需要对 iEDA 进行修改,通过源码构建,请按照顺序阅读,查看 [iEDA user guide](https://ieda.oscc.cc/en/tools/ieda-platform/guide.html).。
|
||||
|
||||
您也可以直接使用最新的 [iEDA docker 镜像](https://hub.docker.com/r/iedaopensource/base),即可跳过 "*1. 源码构建 iEDA*"。
|
||||
|
||||
|
|
|
|||
|
|
@ -72,7 +72,7 @@
|
|||
|
||||
---
|
||||
|
||||
## **Papers and Presentations**
|
||||
## **Papers and Presentations** [[See more](https://ieda.oscc.cc/en/research/achieves/papers.html)]
|
||||
- iRT: Net Resource Allocation: A Desirable Initial Routing Step, DAC, 2024
|
||||
- iCTS: Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree, DAC, 2024
|
||||
- AiEDA: An Open-source AI-native EDA Library, ISEDA, 2024
|
||||
|
|
@ -83,11 +83,12 @@
|
|||
- iEDA: An Open-source Intelligent Physical Implementation Toolkit and Library, ISEDA, 2023. (BPA) \[[paper][iEDA-paper], [slides][iEDA-slides]\]
|
||||
|
||||
|
||||
# **iEDA User Guide**
|
||||
|
||||
# **iEDA User Guide**
|
||||
|
||||
Before designing chip by iEDA,you need to obtain the execution binary of iEDA.
|
||||
|
||||
If you need to modify iEDA through source code construction, please read in sequence.
|
||||
If you need to modify iEDA through source code construction, please read [iEDA user guide](https://ieda.oscc.cc/en/tools/ieda-platform/guide.html).
|
||||
|
||||
You can also directly use the latest release docker, then you can skip "1. Source code construction of iEDA".
|
||||
|
||||
|
|
|
|||
|
|
@ -3,14 +3,14 @@
|
|||
"TCL": "ON"
|
||||
},
|
||||
"Flow": {
|
||||
"Synthesis": "OFF",
|
||||
"Floorplan": "OFF",
|
||||
"Placer": "OFF",
|
||||
"CTS": "OFF",
|
||||
"TO": "OFF",
|
||||
"Router": "OFF",
|
||||
"DRC": "OFF",
|
||||
"GUI": "OFF"
|
||||
"Synthesis": "ON",
|
||||
"Floorplan": "ON",
|
||||
"Placer": "ON",
|
||||
"CTS": "ON",
|
||||
"TO": "ON",
|
||||
"Router": "ON",
|
||||
"DRC": "ON",
|
||||
"GUI": "ON"
|
||||
},
|
||||
"ConfigPath": {
|
||||
"idb_path": "$CONFIG_DIR/db_default_config.json",
|
||||
|
|
|
|||
|
|
@ -21,7 +21,7 @@ source $::env(TCL_SCRIPT_DIR)/DB_script/db_init_lef.tcl
|
|||
#===========================================================
|
||||
## read def
|
||||
#===========================================================
|
||||
def_init -path $::env(RESULT_DIR)/iPL_filler_result.def
|
||||
def_init -path $::env(RESULT_DIR)/iRT_result.def
|
||||
|
||||
#===========================================================
|
||||
## run gui
|
||||
|
|
|
|||
Loading…
Reference in New Issue