8 lines
348 B
Plaintext
8 lines
348 B
Plaintext
ADMS is a code generator for the Verilog-AMS language
|
|
|
|
ADMS is a code generator that converts electrical compact
|
|
device models specified in high-level description language into
|
|
ready-to-compile C code for the API of spice simulators. Based on
|
|
transformations specified in XML language, ADMS transforms Verilog-AMS
|
|
code into other target languages.
|