Andy Shevchenko f4aa3183c3 dmaengine: dw: extract dwc_chan_pause() for future use ... iDMA 32-bit has a special handling of the FIFO during pause() / terminate_all(). Prepare code to implement that. Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Vinod Koul <vinod.koul@intel.com>		2017-01-25 11:51:39 +05:30
..
Kconfig	dmaengine: sort the dw Kconfig	2015-08-24 13:58:18 +05:30
Makefile	dma: dw: add PCI part of the driver	2013-07-05 11:40:45 +05:30
core.c	dmaengine: dw: extract dwc_chan_pause() for future use	2017-01-25 11:51:39 +05:30
internal.h	dmaengine: dw: export probe()/remove() and Co to users	2014-10-15 20:31:05 +05:30
pci.c	dmaengine: dw: register IRQ and DMA pool with instance ID	2017-01-25 11:51:39 +05:30
platform.c	dmaengine: dw: register IRQ and DMA pool with instance ID	2017-01-25 11:51:39 +05:30
regs.h	dmaengine: dw: register IRQ and DMA pool with instance ID	2017-01-25 11:51:39 +05:30