414 lines
10 KiB
C
414 lines
10 KiB
C
/*
|
|
* Copyright (C) 2009 Sascha Hauer, Pengutronix
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
#include <linux/mtd/physmap.h>
|
|
#include <linux/mtd/plat-ram.h>
|
|
#include <linux/memory.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/smc911x.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/i2c/at24.h>
|
|
#include <linux/usb/otg.h>
|
|
#include <linux/usb/ulpi.h>
|
|
#include <linux/fsl_devices.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/time.h>
|
|
#include <asm/mach/map.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <mach/common.h>
|
|
#include <mach/imx-uart.h>
|
|
#if defined CONFIG_I2C_IMX || defined CONFIG_I2C_IMX_MODULE
|
|
#include <mach/i2c.h>
|
|
#endif
|
|
#include <mach/iomux-mx35.h>
|
|
#include <mach/ipu.h>
|
|
#include <mach/mx3fb.h>
|
|
#include <mach/mxc_nand.h>
|
|
#include <mach/mxc_ehci.h>
|
|
#include <mach/ulpi.h>
|
|
#include <mach/audmux.h>
|
|
#include <mach/ssi.h>
|
|
|
|
#include "devices.h"
|
|
|
|
static const struct fb_videomode fb_modedb[] = {
|
|
{
|
|
/* 240x320 @ 60 Hz */
|
|
.name = "Sharp-LQ035Q7",
|
|
.refresh = 60,
|
|
.xres = 240,
|
|
.yres = 320,
|
|
.pixclock = 185925,
|
|
.left_margin = 9,
|
|
.right_margin = 16,
|
|
.upper_margin = 7,
|
|
.lower_margin = 9,
|
|
.hsync_len = 1,
|
|
.vsync_len = 1,
|
|
.sync = FB_SYNC_HOR_HIGH_ACT | FB_SYNC_SHARP_MODE | FB_SYNC_CLK_INVERT | FB_SYNC_CLK_IDLE_EN,
|
|
.vmode = FB_VMODE_NONINTERLACED,
|
|
.flag = 0,
|
|
}, {
|
|
/* 240x320 @ 60 Hz */
|
|
.name = "TX090",
|
|
.refresh = 60,
|
|
.xres = 240,
|
|
.yres = 320,
|
|
.pixclock = 38255,
|
|
.left_margin = 144,
|
|
.right_margin = 0,
|
|
.upper_margin = 7,
|
|
.lower_margin = 40,
|
|
.hsync_len = 96,
|
|
.vsync_len = 1,
|
|
.sync = FB_SYNC_VERT_HIGH_ACT | FB_SYNC_OE_ACT_HIGH,
|
|
.vmode = FB_VMODE_NONINTERLACED,
|
|
.flag = 0,
|
|
},
|
|
};
|
|
|
|
static struct ipu_platform_data mx3_ipu_data = {
|
|
.irq_base = MXC_IPU_IRQ_START,
|
|
};
|
|
|
|
static struct mx3fb_platform_data mx3fb_pdata = {
|
|
.dma_dev = &mx3_ipu.dev,
|
|
.name = "Sharp-LQ035Q7",
|
|
.mode = fb_modedb,
|
|
.num_modes = ARRAY_SIZE(fb_modedb),
|
|
};
|
|
|
|
static struct physmap_flash_data pcm043_flash_data = {
|
|
.width = 2,
|
|
};
|
|
|
|
static struct resource pcm043_flash_resource = {
|
|
.start = 0xa0000000,
|
|
.end = 0xa1ffffff,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device pcm043_flash = {
|
|
.name = "physmap-flash",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &pcm043_flash_data,
|
|
},
|
|
.resource = &pcm043_flash_resource,
|
|
.num_resources = 1,
|
|
};
|
|
|
|
static struct imxuart_platform_data uart_pdata = {
|
|
.flags = IMXUART_HAVE_RTSCTS,
|
|
};
|
|
|
|
#if defined CONFIG_I2C_IMX || defined CONFIG_I2C_IMX_MODULE
|
|
static struct imxi2c_platform_data pcm043_i2c_1_data = {
|
|
.bitrate = 50000,
|
|
};
|
|
|
|
static struct at24_platform_data board_eeprom = {
|
|
.byte_len = 4096,
|
|
.page_size = 32,
|
|
.flags = AT24_FLAG_ADDR16,
|
|
};
|
|
|
|
static struct i2c_board_info pcm043_i2c_devices[] = {
|
|
{
|
|
I2C_BOARD_INFO("at24", 0x52), /* E0=0, E1=1, E2=0 */
|
|
.platform_data = &board_eeprom,
|
|
}, {
|
|
I2C_BOARD_INFO("pcf8563", 0x51),
|
|
}
|
|
};
|
|
#endif
|
|
|
|
static struct platform_device *devices[] __initdata = {
|
|
&pcm043_flash,
|
|
&mxc_fec_device,
|
|
};
|
|
|
|
static struct pad_desc pcm043_pads[] = {
|
|
/* UART1 */
|
|
MX35_PAD_CTS1__UART1_CTS,
|
|
MX35_PAD_RTS1__UART1_RTS,
|
|
MX35_PAD_TXD1__UART1_TXD_MUX,
|
|
MX35_PAD_RXD1__UART1_RXD_MUX,
|
|
/* UART2 */
|
|
MX35_PAD_CTS2__UART2_CTS,
|
|
MX35_PAD_RTS2__UART2_RTS,
|
|
MX35_PAD_TXD2__UART2_TXD_MUX,
|
|
MX35_PAD_RXD2__UART2_RXD_MUX,
|
|
/* FEC */
|
|
MX35_PAD_FEC_TX_CLK__FEC_TX_CLK,
|
|
MX35_PAD_FEC_RX_CLK__FEC_RX_CLK,
|
|
MX35_PAD_FEC_RX_DV__FEC_RX_DV,
|
|
MX35_PAD_FEC_COL__FEC_COL,
|
|
MX35_PAD_FEC_RDATA0__FEC_RDATA_0,
|
|
MX35_PAD_FEC_TDATA0__FEC_TDATA_0,
|
|
MX35_PAD_FEC_TX_EN__FEC_TX_EN,
|
|
MX35_PAD_FEC_MDC__FEC_MDC,
|
|
MX35_PAD_FEC_MDIO__FEC_MDIO,
|
|
MX35_PAD_FEC_TX_ERR__FEC_TX_ERR,
|
|
MX35_PAD_FEC_RX_ERR__FEC_RX_ERR,
|
|
MX35_PAD_FEC_CRS__FEC_CRS,
|
|
MX35_PAD_FEC_RDATA1__FEC_RDATA_1,
|
|
MX35_PAD_FEC_TDATA1__FEC_TDATA_1,
|
|
MX35_PAD_FEC_RDATA2__FEC_RDATA_2,
|
|
MX35_PAD_FEC_TDATA2__FEC_TDATA_2,
|
|
MX35_PAD_FEC_RDATA3__FEC_RDATA_3,
|
|
MX35_PAD_FEC_TDATA3__FEC_TDATA_3,
|
|
/* I2C1 */
|
|
MX35_PAD_I2C1_CLK__I2C1_SCL,
|
|
MX35_PAD_I2C1_DAT__I2C1_SDA,
|
|
/* Display */
|
|
MX35_PAD_LD0__IPU_DISPB_DAT_0,
|
|
MX35_PAD_LD1__IPU_DISPB_DAT_1,
|
|
MX35_PAD_LD2__IPU_DISPB_DAT_2,
|
|
MX35_PAD_LD3__IPU_DISPB_DAT_3,
|
|
MX35_PAD_LD4__IPU_DISPB_DAT_4,
|
|
MX35_PAD_LD5__IPU_DISPB_DAT_5,
|
|
MX35_PAD_LD6__IPU_DISPB_DAT_6,
|
|
MX35_PAD_LD7__IPU_DISPB_DAT_7,
|
|
MX35_PAD_LD8__IPU_DISPB_DAT_8,
|
|
MX35_PAD_LD9__IPU_DISPB_DAT_9,
|
|
MX35_PAD_LD10__IPU_DISPB_DAT_10,
|
|
MX35_PAD_LD11__IPU_DISPB_DAT_11,
|
|
MX35_PAD_LD12__IPU_DISPB_DAT_12,
|
|
MX35_PAD_LD13__IPU_DISPB_DAT_13,
|
|
MX35_PAD_LD14__IPU_DISPB_DAT_14,
|
|
MX35_PAD_LD15__IPU_DISPB_DAT_15,
|
|
MX35_PAD_LD16__IPU_DISPB_DAT_16,
|
|
MX35_PAD_LD17__IPU_DISPB_DAT_17,
|
|
MX35_PAD_D3_HSYNC__IPU_DISPB_D3_HSYNC,
|
|
MX35_PAD_D3_FPSHIFT__IPU_DISPB_D3_CLK,
|
|
MX35_PAD_D3_DRDY__IPU_DISPB_D3_DRDY,
|
|
MX35_PAD_CONTRAST__IPU_DISPB_CONTR,
|
|
MX35_PAD_D3_VSYNC__IPU_DISPB_D3_VSYNC,
|
|
MX35_PAD_D3_REV__IPU_DISPB_D3_REV,
|
|
MX35_PAD_D3_CLS__IPU_DISPB_D3_CLS,
|
|
/* gpio */
|
|
MX35_PAD_ATA_CS0__GPIO2_6,
|
|
/* USB host */
|
|
MX35_PAD_I2C2_CLK__USB_TOP_USBH2_PWR,
|
|
MX35_PAD_I2C2_DAT__USB_TOP_USBH2_OC,
|
|
/* SSI */
|
|
MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS,
|
|
MX35_PAD_STXD4__AUDMUX_AUD4_TXD,
|
|
MX35_PAD_SRXD4__AUDMUX_AUD4_RXD,
|
|
MX35_PAD_SCK4__AUDMUX_AUD4_TXC,
|
|
};
|
|
|
|
#define AC97_GPIO_TXFS (1 * 32 + 31)
|
|
#define AC97_GPIO_TXD (1 * 32 + 28)
|
|
#define AC97_GPIO_RESET (1 * 32 + 0)
|
|
|
|
static void pcm043_ac97_warm_reset(struct snd_ac97 *ac97)
|
|
{
|
|
struct pad_desc txfs_gpio = MX35_PAD_STXFS4__GPIO2_31;
|
|
struct pad_desc txfs = MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS;
|
|
int ret;
|
|
|
|
ret = gpio_request(AC97_GPIO_TXFS, "SSI");
|
|
if (ret) {
|
|
printk("failed to get GPIO_TXFS: %d\n", ret);
|
|
return;
|
|
}
|
|
|
|
mxc_iomux_v3_setup_pad(&txfs_gpio);
|
|
|
|
/* warm reset */
|
|
gpio_direction_output(AC97_GPIO_TXFS, 1);
|
|
udelay(2);
|
|
gpio_set_value(AC97_GPIO_TXFS, 0);
|
|
|
|
gpio_free(AC97_GPIO_TXFS);
|
|
mxc_iomux_v3_setup_pad(&txfs);
|
|
}
|
|
|
|
static void pcm043_ac97_cold_reset(struct snd_ac97 *ac97)
|
|
{
|
|
struct pad_desc txfs_gpio = MX35_PAD_STXFS4__GPIO2_31;
|
|
struct pad_desc txfs = MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS;
|
|
struct pad_desc txd_gpio = MX35_PAD_STXD4__GPIO2_28;
|
|
struct pad_desc txd = MX35_PAD_STXD4__AUDMUX_AUD4_TXD;
|
|
struct pad_desc reset_gpio = MX35_PAD_SD2_CMD__GPIO2_0;
|
|
int ret;
|
|
|
|
ret = gpio_request(AC97_GPIO_TXFS, "SSI");
|
|
if (ret)
|
|
goto err1;
|
|
|
|
ret = gpio_request(AC97_GPIO_TXD, "SSI");
|
|
if (ret)
|
|
goto err2;
|
|
|
|
ret = gpio_request(AC97_GPIO_RESET, "SSI");
|
|
if (ret)
|
|
goto err3;
|
|
|
|
mxc_iomux_v3_setup_pad(&txfs_gpio);
|
|
mxc_iomux_v3_setup_pad(&txd_gpio);
|
|
mxc_iomux_v3_setup_pad(&reset_gpio);
|
|
|
|
gpio_direction_output(AC97_GPIO_TXFS, 0);
|
|
gpio_direction_output(AC97_GPIO_TXD, 0);
|
|
|
|
/* cold reset */
|
|
gpio_direction_output(AC97_GPIO_RESET, 0);
|
|
udelay(10);
|
|
gpio_direction_output(AC97_GPIO_RESET, 1);
|
|
|
|
mxc_iomux_v3_setup_pad(&txd);
|
|
mxc_iomux_v3_setup_pad(&txfs);
|
|
|
|
gpio_free(AC97_GPIO_RESET);
|
|
err3:
|
|
gpio_free(AC97_GPIO_TXD);
|
|
err2:
|
|
gpio_free(AC97_GPIO_TXFS);
|
|
err1:
|
|
if (ret)
|
|
printk("%s failed with %d\n", __func__, ret);
|
|
mdelay(1);
|
|
}
|
|
|
|
static struct imx_ssi_platform_data pcm043_ssi_pdata = {
|
|
.ac97_reset = pcm043_ac97_cold_reset,
|
|
.ac97_warm_reset = pcm043_ac97_warm_reset,
|
|
.flags = IMX_SSI_USE_AC97,
|
|
};
|
|
|
|
static struct mxc_nand_platform_data pcm037_nand_board_info = {
|
|
.width = 1,
|
|
.hw_ecc = 1,
|
|
};
|
|
|
|
static struct mxc_usbh_platform_data otg_pdata = {
|
|
.portsc = MXC_EHCI_MODE_UTMI,
|
|
.flags = MXC_EHCI_INTERFACE_DIFF_UNI,
|
|
};
|
|
|
|
static struct mxc_usbh_platform_data usbh1_pdata = {
|
|
.portsc = MXC_EHCI_MODE_SERIAL,
|
|
.flags = MXC_EHCI_INTERFACE_SINGLE_UNI | MXC_EHCI_INTERNAL_PHY |
|
|
MXC_EHCI_IPPUE_DOWN,
|
|
};
|
|
|
|
static struct fsl_usb2_platform_data otg_device_pdata = {
|
|
.operating_mode = FSL_USB2_DR_DEVICE,
|
|
.phy_mode = FSL_USB2_PHY_UTMI,
|
|
};
|
|
|
|
static int otg_mode_host;
|
|
|
|
static int __init pcm043_otg_mode(char *options)
|
|
{
|
|
if (!strcmp(options, "host"))
|
|
otg_mode_host = 1;
|
|
else if (!strcmp(options, "device"))
|
|
otg_mode_host = 0;
|
|
else
|
|
pr_info("otg_mode neither \"host\" nor \"device\". "
|
|
"Defaulting to device\n");
|
|
return 0;
|
|
}
|
|
__setup("otg_mode=", pcm043_otg_mode);
|
|
|
|
/*
|
|
* Board specific initialization.
|
|
*/
|
|
static void __init mxc_board_init(void)
|
|
{
|
|
mxc_iomux_v3_setup_multiple_pads(pcm043_pads, ARRAY_SIZE(pcm043_pads));
|
|
|
|
mxc_audmux_v2_configure_port(3,
|
|
MXC_AUDMUX_V2_PTCR_SYN | /* 4wire mode */
|
|
MXC_AUDMUX_V2_PTCR_TFSEL(0) |
|
|
MXC_AUDMUX_V2_PTCR_TFSDIR,
|
|
MXC_AUDMUX_V2_PDCR_RXDSEL(0));
|
|
|
|
mxc_audmux_v2_configure_port(0,
|
|
MXC_AUDMUX_V2_PTCR_SYN | /* 4wire mode */
|
|
MXC_AUDMUX_V2_PTCR_TCSEL(3) |
|
|
MXC_AUDMUX_V2_PTCR_TCLKDIR, /* clock is output */
|
|
MXC_AUDMUX_V2_PDCR_RXDSEL(3));
|
|
|
|
platform_add_devices(devices, ARRAY_SIZE(devices));
|
|
|
|
mxc_register_device(&mxc_uart_device0, &uart_pdata);
|
|
mxc_register_device(&mxc_nand_device, &pcm037_nand_board_info);
|
|
mxc_register_device(&imx_ssi_device0, &pcm043_ssi_pdata);
|
|
|
|
mxc_register_device(&mxc_uart_device1, &uart_pdata);
|
|
|
|
#if defined CONFIG_I2C_IMX || defined CONFIG_I2C_IMX_MODULE
|
|
i2c_register_board_info(0, pcm043_i2c_devices,
|
|
ARRAY_SIZE(pcm043_i2c_devices));
|
|
|
|
mxc_register_device(&mxc_i2c_device0, &pcm043_i2c_1_data);
|
|
#endif
|
|
|
|
mxc_register_device(&mx3_ipu, &mx3_ipu_data);
|
|
mxc_register_device(&mx3_fb, &mx3fb_pdata);
|
|
|
|
#if defined(CONFIG_USB_ULPI)
|
|
if (otg_mode_host) {
|
|
otg_pdata.otg = otg_ulpi_create(&mxc_ulpi_access_ops,
|
|
USB_OTG_DRV_VBUS | USB_OTG_DRV_VBUS_EXT);
|
|
|
|
mxc_register_device(&mxc_otg_host, &otg_pdata);
|
|
}
|
|
|
|
mxc_register_device(&mxc_usbh1, &usbh1_pdata);
|
|
#endif
|
|
if (!otg_mode_host)
|
|
mxc_register_device(&mxc_otg_udc_device, &otg_device_pdata);
|
|
|
|
}
|
|
|
|
static void __init pcm043_timer_init(void)
|
|
{
|
|
mx35_clocks_init();
|
|
}
|
|
|
|
struct sys_timer pcm043_timer = {
|
|
.init = pcm043_timer_init,
|
|
};
|
|
|
|
MACHINE_START(PCM043, "Phytec Phycore pcm043")
|
|
/* Maintainer: Pengutronix */
|
|
.phys_io = MX35_AIPS1_BASE_ADDR,
|
|
.io_pg_offst = ((MX35_AIPS1_BASE_ADDR_VIRT) >> 18) & 0xfffc,
|
|
.boot_params = MX3x_PHYS_OFFSET + 0x100,
|
|
.map_io = mx35_map_io,
|
|
.init_irq = mx35_init_irq,
|
|
.init_machine = mxc_board_init,
|
|
.timer = &pcm043_timer,
|
|
MACHINE_END
|
|
|