951 lines
25 KiB
C
951 lines
25 KiB
C
/*
|
|
* omap_hwmod_2430_data.c - hardware modules present on the OMAP2430 chips
|
|
*
|
|
* Copyright (C) 2009-2010 Nokia Corporation
|
|
* Paul Walmsley
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* XXX handle crossbar/shared link difference for L3?
|
|
* XXX these should be marked initdata for multi-OMAP kernels
|
|
*/
|
|
#include <plat/omap_hwmod.h>
|
|
#include <mach/irqs.h>
|
|
#include <plat/cpu.h>
|
|
#include <plat/dma.h>
|
|
#include <plat/serial.h>
|
|
#include <plat/i2c.h>
|
|
#include <plat/gpio.h>
|
|
|
|
#include "omap_hwmod_common_data.h"
|
|
|
|
#include "prm-regbits-24xx.h"
|
|
#include "cm-regbits-24xx.h"
|
|
#include "wd_timer.h"
|
|
|
|
/*
|
|
* OMAP2430 hardware module integration data
|
|
*
|
|
* ALl of the data in this section should be autogeneratable from the
|
|
* TI hardware database or other technical documentation. Data that
|
|
* is driver-specific or driver-kernel integration-specific belongs
|
|
* elsewhere.
|
|
*/
|
|
|
|
static struct omap_hwmod omap2430_mpu_hwmod;
|
|
static struct omap_hwmod omap2430_iva_hwmod;
|
|
static struct omap_hwmod omap2430_l3_main_hwmod;
|
|
static struct omap_hwmod omap2430_l4_core_hwmod;
|
|
static struct omap_hwmod omap2430_wd_timer2_hwmod;
|
|
static struct omap_hwmod omap2430_gpio1_hwmod;
|
|
static struct omap_hwmod omap2430_gpio2_hwmod;
|
|
static struct omap_hwmod omap2430_gpio3_hwmod;
|
|
static struct omap_hwmod omap2430_gpio4_hwmod;
|
|
static struct omap_hwmod omap2430_gpio5_hwmod;
|
|
static struct omap_hwmod omap2430_dma_system_hwmod;
|
|
|
|
/* L3 -> L4_CORE interface */
|
|
static struct omap_hwmod_ocp_if omap2430_l3_main__l4_core = {
|
|
.master = &omap2430_l3_main_hwmod,
|
|
.slave = &omap2430_l4_core_hwmod,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* MPU -> L3 interface */
|
|
static struct omap_hwmod_ocp_if omap2430_mpu__l3_main = {
|
|
.master = &omap2430_mpu_hwmod,
|
|
.slave = &omap2430_l3_main_hwmod,
|
|
.user = OCP_USER_MPU,
|
|
};
|
|
|
|
/* Slave interfaces on the L3 interconnect */
|
|
static struct omap_hwmod_ocp_if *omap2430_l3_main_slaves[] = {
|
|
&omap2430_mpu__l3_main,
|
|
};
|
|
|
|
/* Master interfaces on the L3 interconnect */
|
|
static struct omap_hwmod_ocp_if *omap2430_l3_main_masters[] = {
|
|
&omap2430_l3_main__l4_core,
|
|
};
|
|
|
|
/* L3 */
|
|
static struct omap_hwmod omap2430_l3_main_hwmod = {
|
|
.name = "l3_main",
|
|
.class = &l3_hwmod_class,
|
|
.masters = omap2430_l3_main_masters,
|
|
.masters_cnt = ARRAY_SIZE(omap2430_l3_main_masters),
|
|
.slaves = omap2430_l3_main_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_l3_main_slaves),
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
.flags = HWMOD_NO_IDLEST,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_l4_wkup_hwmod;
|
|
static struct omap_hwmod omap2430_uart1_hwmod;
|
|
static struct omap_hwmod omap2430_uart2_hwmod;
|
|
static struct omap_hwmod omap2430_uart3_hwmod;
|
|
static struct omap_hwmod omap2430_i2c1_hwmod;
|
|
static struct omap_hwmod omap2430_i2c2_hwmod;
|
|
|
|
/* I2C IP block address space length (in bytes) */
|
|
#define OMAP2_I2C_AS_LEN 128
|
|
|
|
/* L4 CORE -> I2C1 interface */
|
|
static struct omap_hwmod_addr_space omap2430_i2c1_addr_space[] = {
|
|
{
|
|
.pa_start = 0x48070000,
|
|
.pa_end = 0x48070000 + OMAP2_I2C_AS_LEN - 1,
|
|
.flags = ADDR_TYPE_RT,
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_core__i2c1 = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_i2c1_hwmod,
|
|
.clk = "i2c1_ick",
|
|
.addr = omap2430_i2c1_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_i2c1_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* L4 CORE -> I2C2 interface */
|
|
static struct omap_hwmod_addr_space omap2430_i2c2_addr_space[] = {
|
|
{
|
|
.pa_start = 0x48072000,
|
|
.pa_end = 0x48072000 + OMAP2_I2C_AS_LEN - 1,
|
|
.flags = ADDR_TYPE_RT,
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_core__i2c2 = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_i2c2_hwmod,
|
|
.clk = "i2c2_ick",
|
|
.addr = omap2430_i2c2_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_i2c2_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* L4_CORE -> L4_WKUP interface */
|
|
static struct omap_hwmod_ocp_if omap2430_l4_core__l4_wkup = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_l4_wkup_hwmod,
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* L4 CORE -> UART1 interface */
|
|
static struct omap_hwmod_addr_space omap2430_uart1_addr_space[] = {
|
|
{
|
|
.pa_start = OMAP2_UART1_BASE,
|
|
.pa_end = OMAP2_UART1_BASE + SZ_8K - 1,
|
|
.flags = ADDR_MAP_ON_INIT | ADDR_TYPE_RT,
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2_l4_core__uart1 = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_uart1_hwmod,
|
|
.clk = "uart1_ick",
|
|
.addr = omap2430_uart1_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_uart1_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* L4 CORE -> UART2 interface */
|
|
static struct omap_hwmod_addr_space omap2430_uart2_addr_space[] = {
|
|
{
|
|
.pa_start = OMAP2_UART2_BASE,
|
|
.pa_end = OMAP2_UART2_BASE + SZ_1K - 1,
|
|
.flags = ADDR_MAP_ON_INIT | ADDR_TYPE_RT,
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2_l4_core__uart2 = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_uart2_hwmod,
|
|
.clk = "uart2_ick",
|
|
.addr = omap2430_uart2_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_uart2_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* L4 PER -> UART3 interface */
|
|
static struct omap_hwmod_addr_space omap2430_uart3_addr_space[] = {
|
|
{
|
|
.pa_start = OMAP2_UART3_BASE,
|
|
.pa_end = OMAP2_UART3_BASE + SZ_1K - 1,
|
|
.flags = ADDR_MAP_ON_INIT | ADDR_TYPE_RT,
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2_l4_core__uart3 = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_uart3_hwmod,
|
|
.clk = "uart3_ick",
|
|
.addr = omap2430_uart3_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_uart3_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* Slave interfaces on the L4_CORE interconnect */
|
|
static struct omap_hwmod_ocp_if *omap2430_l4_core_slaves[] = {
|
|
&omap2430_l3_main__l4_core,
|
|
};
|
|
|
|
/* Master interfaces on the L4_CORE interconnect */
|
|
static struct omap_hwmod_ocp_if *omap2430_l4_core_masters[] = {
|
|
&omap2430_l4_core__l4_wkup,
|
|
};
|
|
|
|
/* L4 CORE */
|
|
static struct omap_hwmod omap2430_l4_core_hwmod = {
|
|
.name = "l4_core",
|
|
.class = &l4_hwmod_class,
|
|
.masters = omap2430_l4_core_masters,
|
|
.masters_cnt = ARRAY_SIZE(omap2430_l4_core_masters),
|
|
.slaves = omap2430_l4_core_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_l4_core_slaves),
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
.flags = HWMOD_NO_IDLEST,
|
|
};
|
|
|
|
/* Slave interfaces on the L4_WKUP interconnect */
|
|
static struct omap_hwmod_ocp_if *omap2430_l4_wkup_slaves[] = {
|
|
&omap2430_l4_core__l4_wkup,
|
|
&omap2_l4_core__uart1,
|
|
&omap2_l4_core__uart2,
|
|
&omap2_l4_core__uart3,
|
|
};
|
|
|
|
/* Master interfaces on the L4_WKUP interconnect */
|
|
static struct omap_hwmod_ocp_if *omap2430_l4_wkup_masters[] = {
|
|
};
|
|
|
|
/* L4 WKUP */
|
|
static struct omap_hwmod omap2430_l4_wkup_hwmod = {
|
|
.name = "l4_wkup",
|
|
.class = &l4_hwmod_class,
|
|
.masters = omap2430_l4_wkup_masters,
|
|
.masters_cnt = ARRAY_SIZE(omap2430_l4_wkup_masters),
|
|
.slaves = omap2430_l4_wkup_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_l4_wkup_slaves),
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
.flags = HWMOD_NO_IDLEST,
|
|
};
|
|
|
|
/* Master interfaces on the MPU device */
|
|
static struct omap_hwmod_ocp_if *omap2430_mpu_masters[] = {
|
|
&omap2430_mpu__l3_main,
|
|
};
|
|
|
|
/* MPU */
|
|
static struct omap_hwmod omap2430_mpu_hwmod = {
|
|
.name = "mpu",
|
|
.class = &mpu_hwmod_class,
|
|
.main_clk = "mpu_ck",
|
|
.masters = omap2430_mpu_masters,
|
|
.masters_cnt = ARRAY_SIZE(omap2430_mpu_masters),
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/*
|
|
* IVA2_1 interface data
|
|
*/
|
|
|
|
/* IVA2 <- L3 interface */
|
|
static struct omap_hwmod_ocp_if omap2430_l3__iva = {
|
|
.master = &omap2430_l3_main_hwmod,
|
|
.slave = &omap2430_iva_hwmod,
|
|
.clk = "dsp_fck",
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_iva_masters[] = {
|
|
&omap2430_l3__iva,
|
|
};
|
|
|
|
/*
|
|
* IVA2 (IVA2)
|
|
*/
|
|
|
|
static struct omap_hwmod omap2430_iva_hwmod = {
|
|
.name = "iva",
|
|
.class = &iva_hwmod_class,
|
|
.masters = omap2430_iva_masters,
|
|
.masters_cnt = ARRAY_SIZE(omap2430_iva_masters),
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430)
|
|
};
|
|
|
|
/* l4_wkup -> wd_timer2 */
|
|
static struct omap_hwmod_addr_space omap2430_wd_timer2_addrs[] = {
|
|
{
|
|
.pa_start = 0x49016000,
|
|
.pa_end = 0x4901607f,
|
|
.flags = ADDR_TYPE_RT
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_wkup__wd_timer2 = {
|
|
.master = &omap2430_l4_wkup_hwmod,
|
|
.slave = &omap2430_wd_timer2_hwmod,
|
|
.clk = "mpu_wdt_ick",
|
|
.addr = omap2430_wd_timer2_addrs,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_wd_timer2_addrs),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/*
|
|
* 'wd_timer' class
|
|
* 32-bit watchdog upward counter that generates a pulse on the reset pin on
|
|
* overflow condition
|
|
*/
|
|
|
|
static struct omap_hwmod_class_sysconfig omap2430_wd_timer_sysc = {
|
|
.rev_offs = 0x0,
|
|
.sysc_offs = 0x0010,
|
|
.syss_offs = 0x0014,
|
|
.sysc_flags = (SYSC_HAS_EMUFREE | SYSC_HAS_SOFTRESET |
|
|
SYSC_HAS_AUTOIDLE),
|
|
.sysc_fields = &omap_hwmod_sysc_type1,
|
|
};
|
|
|
|
static struct omap_hwmod_class omap2430_wd_timer_hwmod_class = {
|
|
.name = "wd_timer",
|
|
.sysc = &omap2430_wd_timer_sysc,
|
|
.pre_shutdown = &omap2_wd_timer_disable
|
|
};
|
|
|
|
/* wd_timer2 */
|
|
static struct omap_hwmod_ocp_if *omap2430_wd_timer2_slaves[] = {
|
|
&omap2430_l4_wkup__wd_timer2,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_wd_timer2_hwmod = {
|
|
.name = "wd_timer2",
|
|
.class = &omap2430_wd_timer_hwmod_class,
|
|
.main_clk = "mpu_wdt_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP24XX_EN_MPU_WDT_SHIFT,
|
|
.module_offs = WKUP_MOD,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP24XX_ST_MPU_WDT_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_wd_timer2_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_wd_timer2_slaves),
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* UART */
|
|
|
|
static struct omap_hwmod_class_sysconfig uart_sysc = {
|
|
.rev_offs = 0x50,
|
|
.sysc_offs = 0x54,
|
|
.syss_offs = 0x58,
|
|
.sysc_flags = (SYSC_HAS_SIDLEMODE |
|
|
SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET |
|
|
SYSC_HAS_AUTOIDLE),
|
|
.idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
|
|
.sysc_fields = &omap_hwmod_sysc_type1,
|
|
};
|
|
|
|
static struct omap_hwmod_class uart_class = {
|
|
.name = "uart",
|
|
.sysc = &uart_sysc,
|
|
};
|
|
|
|
/* UART1 */
|
|
|
|
static struct omap_hwmod_irq_info uart1_mpu_irqs[] = {
|
|
{ .irq = INT_24XX_UART1_IRQ, },
|
|
};
|
|
|
|
static struct omap_hwmod_dma_info uart1_sdma_reqs[] = {
|
|
{ .name = "rx", .dma_req = OMAP24XX_DMA_UART1_RX, },
|
|
{ .name = "tx", .dma_req = OMAP24XX_DMA_UART1_TX, },
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_uart1_slaves[] = {
|
|
&omap2_l4_core__uart1,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_uart1_hwmod = {
|
|
.name = "uart1",
|
|
.mpu_irqs = uart1_mpu_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(uart1_mpu_irqs),
|
|
.sdma_reqs = uart1_sdma_reqs,
|
|
.sdma_reqs_cnt = ARRAY_SIZE(uart1_sdma_reqs),
|
|
.main_clk = "uart1_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.module_offs = CORE_MOD,
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP24XX_EN_UART1_SHIFT,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP24XX_EN_UART1_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_uart1_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_uart1_slaves),
|
|
.class = &uart_class,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* UART2 */
|
|
|
|
static struct omap_hwmod_irq_info uart2_mpu_irqs[] = {
|
|
{ .irq = INT_24XX_UART2_IRQ, },
|
|
};
|
|
|
|
static struct omap_hwmod_dma_info uart2_sdma_reqs[] = {
|
|
{ .name = "rx", .dma_req = OMAP24XX_DMA_UART2_RX, },
|
|
{ .name = "tx", .dma_req = OMAP24XX_DMA_UART2_TX, },
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_uart2_slaves[] = {
|
|
&omap2_l4_core__uart2,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_uart2_hwmod = {
|
|
.name = "uart2",
|
|
.mpu_irqs = uart2_mpu_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(uart2_mpu_irqs),
|
|
.sdma_reqs = uart2_sdma_reqs,
|
|
.sdma_reqs_cnt = ARRAY_SIZE(uart2_sdma_reqs),
|
|
.main_clk = "uart2_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.module_offs = CORE_MOD,
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP24XX_EN_UART2_SHIFT,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP24XX_EN_UART2_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_uart2_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_uart2_slaves),
|
|
.class = &uart_class,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* UART3 */
|
|
|
|
static struct omap_hwmod_irq_info uart3_mpu_irqs[] = {
|
|
{ .irq = INT_24XX_UART3_IRQ, },
|
|
};
|
|
|
|
static struct omap_hwmod_dma_info uart3_sdma_reqs[] = {
|
|
{ .name = "rx", .dma_req = OMAP24XX_DMA_UART3_RX, },
|
|
{ .name = "tx", .dma_req = OMAP24XX_DMA_UART3_TX, },
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_uart3_slaves[] = {
|
|
&omap2_l4_core__uart3,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_uart3_hwmod = {
|
|
.name = "uart3",
|
|
.mpu_irqs = uart3_mpu_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(uart3_mpu_irqs),
|
|
.sdma_reqs = uart3_sdma_reqs,
|
|
.sdma_reqs_cnt = ARRAY_SIZE(uart3_sdma_reqs),
|
|
.main_clk = "uart3_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.module_offs = CORE_MOD,
|
|
.prcm_reg_id = 2,
|
|
.module_bit = OMAP24XX_EN_UART3_SHIFT,
|
|
.idlest_reg_id = 2,
|
|
.idlest_idle_bit = OMAP24XX_EN_UART3_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_uart3_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_uart3_slaves),
|
|
.class = &uart_class,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* I2C common */
|
|
static struct omap_hwmod_class_sysconfig i2c_sysc = {
|
|
.rev_offs = 0x00,
|
|
.sysc_offs = 0x20,
|
|
.syss_offs = 0x10,
|
|
.sysc_flags = (SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE),
|
|
.sysc_fields = &omap_hwmod_sysc_type1,
|
|
};
|
|
|
|
static struct omap_hwmod_class i2c_class = {
|
|
.name = "i2c",
|
|
.sysc = &i2c_sysc,
|
|
};
|
|
|
|
static struct omap_i2c_dev_attr i2c_dev_attr = {
|
|
.fifo_depth = 8, /* bytes */
|
|
};
|
|
|
|
/* I2C1 */
|
|
|
|
static struct omap_hwmod_irq_info i2c1_mpu_irqs[] = {
|
|
{ .irq = INT_24XX_I2C1_IRQ, },
|
|
};
|
|
|
|
static struct omap_hwmod_dma_info i2c1_sdma_reqs[] = {
|
|
{ .name = "tx", .dma_req = OMAP24XX_DMA_I2C1_TX },
|
|
{ .name = "rx", .dma_req = OMAP24XX_DMA_I2C1_RX },
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_i2c1_slaves[] = {
|
|
&omap2430_l4_core__i2c1,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_i2c1_hwmod = {
|
|
.name = "i2c1",
|
|
.mpu_irqs = i2c1_mpu_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(i2c1_mpu_irqs),
|
|
.sdma_reqs = i2c1_sdma_reqs,
|
|
.sdma_reqs_cnt = ARRAY_SIZE(i2c1_sdma_reqs),
|
|
.main_clk = "i2chs1_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
/*
|
|
* NOTE: The CM_FCLKEN* and CM_ICLKEN* for
|
|
* I2CHS IP's do not follow the usual pattern.
|
|
* prcm_reg_id alone cannot be used to program
|
|
* the iclk and fclk. Needs to be handled using
|
|
* additonal flags when clk handling is moved
|
|
* to hwmod framework.
|
|
*/
|
|
.module_offs = CORE_MOD,
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP2430_EN_I2CHS1_SHIFT,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP2430_ST_I2CHS1_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_i2c1_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_i2c1_slaves),
|
|
.class = &i2c_class,
|
|
.dev_attr = &i2c_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* I2C2 */
|
|
|
|
static struct omap_hwmod_irq_info i2c2_mpu_irqs[] = {
|
|
{ .irq = INT_24XX_I2C2_IRQ, },
|
|
};
|
|
|
|
static struct omap_hwmod_dma_info i2c2_sdma_reqs[] = {
|
|
{ .name = "tx", .dma_req = OMAP24XX_DMA_I2C2_TX },
|
|
{ .name = "rx", .dma_req = OMAP24XX_DMA_I2C2_RX },
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_i2c2_slaves[] = {
|
|
&omap2430_l4_core__i2c2,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_i2c2_hwmod = {
|
|
.name = "i2c2",
|
|
.mpu_irqs = i2c2_mpu_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(i2c2_mpu_irqs),
|
|
.sdma_reqs = i2c2_sdma_reqs,
|
|
.sdma_reqs_cnt = ARRAY_SIZE(i2c2_sdma_reqs),
|
|
.main_clk = "i2chs2_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.module_offs = CORE_MOD,
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP2430_EN_I2CHS2_SHIFT,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP2430_ST_I2CHS2_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_i2c2_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_i2c2_slaves),
|
|
.class = &i2c_class,
|
|
.dev_attr = &i2c_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* l4_wkup -> gpio1 */
|
|
static struct omap_hwmod_addr_space omap2430_gpio1_addr_space[] = {
|
|
{
|
|
.pa_start = 0x4900C000,
|
|
.pa_end = 0x4900C1ff,
|
|
.flags = ADDR_TYPE_RT
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_wkup__gpio1 = {
|
|
.master = &omap2430_l4_wkup_hwmod,
|
|
.slave = &omap2430_gpio1_hwmod,
|
|
.clk = "gpios_ick",
|
|
.addr = omap2430_gpio1_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_gpio1_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* l4_wkup -> gpio2 */
|
|
static struct omap_hwmod_addr_space omap2430_gpio2_addr_space[] = {
|
|
{
|
|
.pa_start = 0x4900E000,
|
|
.pa_end = 0x4900E1ff,
|
|
.flags = ADDR_TYPE_RT
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_wkup__gpio2 = {
|
|
.master = &omap2430_l4_wkup_hwmod,
|
|
.slave = &omap2430_gpio2_hwmod,
|
|
.clk = "gpios_ick",
|
|
.addr = omap2430_gpio2_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_gpio2_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* l4_wkup -> gpio3 */
|
|
static struct omap_hwmod_addr_space omap2430_gpio3_addr_space[] = {
|
|
{
|
|
.pa_start = 0x49010000,
|
|
.pa_end = 0x490101ff,
|
|
.flags = ADDR_TYPE_RT
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_wkup__gpio3 = {
|
|
.master = &omap2430_l4_wkup_hwmod,
|
|
.slave = &omap2430_gpio3_hwmod,
|
|
.clk = "gpios_ick",
|
|
.addr = omap2430_gpio3_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_gpio3_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* l4_wkup -> gpio4 */
|
|
static struct omap_hwmod_addr_space omap2430_gpio4_addr_space[] = {
|
|
{
|
|
.pa_start = 0x49012000,
|
|
.pa_end = 0x490121ff,
|
|
.flags = ADDR_TYPE_RT
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_wkup__gpio4 = {
|
|
.master = &omap2430_l4_wkup_hwmod,
|
|
.slave = &omap2430_gpio4_hwmod,
|
|
.clk = "gpios_ick",
|
|
.addr = omap2430_gpio4_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_gpio4_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* l4_core -> gpio5 */
|
|
static struct omap_hwmod_addr_space omap2430_gpio5_addr_space[] = {
|
|
{
|
|
.pa_start = 0x480B6000,
|
|
.pa_end = 0x480B61ff,
|
|
.flags = ADDR_TYPE_RT
|
|
},
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if omap2430_l4_core__gpio5 = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_gpio5_hwmod,
|
|
.clk = "gpio5_ick",
|
|
.addr = omap2430_gpio5_addr_space,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_gpio5_addr_space),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* gpio dev_attr */
|
|
static struct omap_gpio_dev_attr gpio_dev_attr = {
|
|
.bank_width = 32,
|
|
.dbck_flag = false,
|
|
};
|
|
|
|
static struct omap_hwmod_class_sysconfig omap243x_gpio_sysc = {
|
|
.rev_offs = 0x0000,
|
|
.sysc_offs = 0x0010,
|
|
.syss_offs = 0x0014,
|
|
.sysc_flags = (SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE |
|
|
SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE),
|
|
.idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
|
|
.sysc_fields = &omap_hwmod_sysc_type1,
|
|
};
|
|
|
|
/*
|
|
* 'gpio' class
|
|
* general purpose io module
|
|
*/
|
|
static struct omap_hwmod_class omap243x_gpio_hwmod_class = {
|
|
.name = "gpio",
|
|
.sysc = &omap243x_gpio_sysc,
|
|
.rev = 0,
|
|
};
|
|
|
|
/* gpio1 */
|
|
static struct omap_hwmod_irq_info omap243x_gpio1_irqs[] = {
|
|
{ .irq = 29 }, /* INT_24XX_GPIO_BANK1 */
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_gpio1_slaves[] = {
|
|
&omap2430_l4_wkup__gpio1,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_gpio1_hwmod = {
|
|
.name = "gpio1",
|
|
.mpu_irqs = omap243x_gpio1_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(omap243x_gpio1_irqs),
|
|
.main_clk = "gpios_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP24XX_EN_GPIOS_SHIFT,
|
|
.module_offs = WKUP_MOD,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP24XX_EN_GPIOS_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_gpio1_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_gpio1_slaves),
|
|
.class = &omap243x_gpio_hwmod_class,
|
|
.dev_attr = &gpio_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* gpio2 */
|
|
static struct omap_hwmod_irq_info omap243x_gpio2_irqs[] = {
|
|
{ .irq = 30 }, /* INT_24XX_GPIO_BANK2 */
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_gpio2_slaves[] = {
|
|
&omap2430_l4_wkup__gpio2,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_gpio2_hwmod = {
|
|
.name = "gpio2",
|
|
.mpu_irqs = omap243x_gpio2_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(omap243x_gpio2_irqs),
|
|
.main_clk = "gpios_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP24XX_EN_GPIOS_SHIFT,
|
|
.module_offs = WKUP_MOD,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP24XX_ST_GPIOS_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_gpio2_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_gpio2_slaves),
|
|
.class = &omap243x_gpio_hwmod_class,
|
|
.dev_attr = &gpio_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* gpio3 */
|
|
static struct omap_hwmod_irq_info omap243x_gpio3_irqs[] = {
|
|
{ .irq = 31 }, /* INT_24XX_GPIO_BANK3 */
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_gpio3_slaves[] = {
|
|
&omap2430_l4_wkup__gpio3,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_gpio3_hwmod = {
|
|
.name = "gpio3",
|
|
.mpu_irqs = omap243x_gpio3_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(omap243x_gpio3_irqs),
|
|
.main_clk = "gpios_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP24XX_EN_GPIOS_SHIFT,
|
|
.module_offs = WKUP_MOD,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP24XX_ST_GPIOS_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_gpio3_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_gpio3_slaves),
|
|
.class = &omap243x_gpio_hwmod_class,
|
|
.dev_attr = &gpio_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* gpio4 */
|
|
static struct omap_hwmod_irq_info omap243x_gpio4_irqs[] = {
|
|
{ .irq = 32 }, /* INT_24XX_GPIO_BANK4 */
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_gpio4_slaves[] = {
|
|
&omap2430_l4_wkup__gpio4,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_gpio4_hwmod = {
|
|
.name = "gpio4",
|
|
.mpu_irqs = omap243x_gpio4_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(omap243x_gpio4_irqs),
|
|
.main_clk = "gpios_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.prcm_reg_id = 1,
|
|
.module_bit = OMAP24XX_EN_GPIOS_SHIFT,
|
|
.module_offs = WKUP_MOD,
|
|
.idlest_reg_id = 1,
|
|
.idlest_idle_bit = OMAP24XX_ST_GPIOS_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_gpio4_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_gpio4_slaves),
|
|
.class = &omap243x_gpio_hwmod_class,
|
|
.dev_attr = &gpio_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* gpio5 */
|
|
static struct omap_hwmod_irq_info omap243x_gpio5_irqs[] = {
|
|
{ .irq = 33 }, /* INT_24XX_GPIO_BANK5 */
|
|
};
|
|
|
|
static struct omap_hwmod_ocp_if *omap2430_gpio5_slaves[] = {
|
|
&omap2430_l4_core__gpio5,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_gpio5_hwmod = {
|
|
.name = "gpio5",
|
|
.mpu_irqs = omap243x_gpio5_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(omap243x_gpio5_irqs),
|
|
.main_clk = "gpio5_fck",
|
|
.prcm = {
|
|
.omap2 = {
|
|
.prcm_reg_id = 2,
|
|
.module_bit = OMAP2430_EN_GPIO5_SHIFT,
|
|
.module_offs = CORE_MOD,
|
|
.idlest_reg_id = 2,
|
|
.idlest_idle_bit = OMAP2430_ST_GPIO5_SHIFT,
|
|
},
|
|
},
|
|
.slaves = omap2430_gpio5_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_gpio5_slaves),
|
|
.class = &omap243x_gpio_hwmod_class,
|
|
.dev_attr = &gpio_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
};
|
|
|
|
/* dma_system */
|
|
static struct omap_hwmod_class_sysconfig omap2430_dma_sysc = {
|
|
.rev_offs = 0x0000,
|
|
.sysc_offs = 0x002c,
|
|
.syss_offs = 0x0028,
|
|
.sysc_flags = (SYSC_HAS_SOFTRESET | SYSC_HAS_MIDLEMODE |
|
|
SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_EMUFREE |
|
|
SYSC_HAS_AUTOIDLE),
|
|
.idlemodes = (MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART),
|
|
.sysc_fields = &omap_hwmod_sysc_type1,
|
|
};
|
|
|
|
static struct omap_hwmod_class omap2430_dma_hwmod_class = {
|
|
.name = "dma",
|
|
.sysc = &omap2430_dma_sysc,
|
|
};
|
|
|
|
/* dma attributes */
|
|
static struct omap_dma_dev_attr dma_dev_attr = {
|
|
.dev_caps = RESERVE_CHANNEL | DMA_LINKED_LCH | GLOBAL_PRIORITY |
|
|
IS_CSSA_32 | IS_CDSA_32 | IS_RW_PRIORITY,
|
|
.lch_count = 32,
|
|
};
|
|
|
|
static struct omap_hwmod_irq_info omap2430_dma_system_irqs[] = {
|
|
{ .name = "0", .irq = 12 }, /* INT_24XX_SDMA_IRQ0 */
|
|
{ .name = "1", .irq = 13 }, /* INT_24XX_SDMA_IRQ1 */
|
|
{ .name = "2", .irq = 14 }, /* INT_24XX_SDMA_IRQ2 */
|
|
{ .name = "3", .irq = 15 }, /* INT_24XX_SDMA_IRQ3 */
|
|
};
|
|
|
|
static struct omap_hwmod_addr_space omap2430_dma_system_addrs[] = {
|
|
{
|
|
.pa_start = 0x48056000,
|
|
.pa_end = 0x4a0560ff,
|
|
.flags = ADDR_TYPE_RT
|
|
},
|
|
};
|
|
|
|
/* dma_system -> L3 */
|
|
static struct omap_hwmod_ocp_if omap2430_dma_system__l3 = {
|
|
.master = &omap2430_dma_system_hwmod,
|
|
.slave = &omap2430_l3_main_hwmod,
|
|
.clk = "core_l3_ck",
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* dma_system master ports */
|
|
static struct omap_hwmod_ocp_if *omap2430_dma_system_masters[] = {
|
|
&omap2430_dma_system__l3,
|
|
};
|
|
|
|
/* l4_core -> dma_system */
|
|
static struct omap_hwmod_ocp_if omap2430_l4_core__dma_system = {
|
|
.master = &omap2430_l4_core_hwmod,
|
|
.slave = &omap2430_dma_system_hwmod,
|
|
.clk = "sdma_ick",
|
|
.addr = omap2430_dma_system_addrs,
|
|
.addr_cnt = ARRAY_SIZE(omap2430_dma_system_addrs),
|
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
};
|
|
|
|
/* dma_system slave ports */
|
|
static struct omap_hwmod_ocp_if *omap2430_dma_system_slaves[] = {
|
|
&omap2430_l4_core__dma_system,
|
|
};
|
|
|
|
static struct omap_hwmod omap2430_dma_system_hwmod = {
|
|
.name = "dma",
|
|
.class = &omap2430_dma_hwmod_class,
|
|
.mpu_irqs = omap2430_dma_system_irqs,
|
|
.mpu_irqs_cnt = ARRAY_SIZE(omap2430_dma_system_irqs),
|
|
.main_clk = "core_l3_ck",
|
|
.slaves = omap2430_dma_system_slaves,
|
|
.slaves_cnt = ARRAY_SIZE(omap2430_dma_system_slaves),
|
|
.masters = omap2430_dma_system_masters,
|
|
.masters_cnt = ARRAY_SIZE(omap2430_dma_system_masters),
|
|
.dev_attr = &dma_dev_attr,
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP2430),
|
|
.flags = HWMOD_NO_IDLEST,
|
|
};
|
|
|
|
static __initdata struct omap_hwmod *omap2430_hwmods[] = {
|
|
&omap2430_l3_main_hwmod,
|
|
&omap2430_l4_core_hwmod,
|
|
&omap2430_l4_wkup_hwmod,
|
|
&omap2430_mpu_hwmod,
|
|
&omap2430_iva_hwmod,
|
|
&omap2430_wd_timer2_hwmod,
|
|
&omap2430_uart1_hwmod,
|
|
&omap2430_uart2_hwmod,
|
|
&omap2430_uart3_hwmod,
|
|
&omap2430_i2c1_hwmod,
|
|
&omap2430_i2c2_hwmod,
|
|
|
|
/* gpio class */
|
|
&omap2430_gpio1_hwmod,
|
|
&omap2430_gpio2_hwmod,
|
|
&omap2430_gpio3_hwmod,
|
|
&omap2430_gpio4_hwmod,
|
|
&omap2430_gpio5_hwmod,
|
|
|
|
/* dma_system class*/
|
|
&omap2430_dma_system_hwmod,
|
|
NULL,
|
|
};
|
|
|
|
int __init omap2430_hwmod_init(void)
|
|
{
|
|
return omap_hwmod_init(omap2430_hwmods);
|
|
}
|