a3c83ff20c
The DVCO present in the DFLL IP block has a separate reset line, exposed via the CAR IP block. This reset line is asserted upon SoC reset. Unless something (such as the DFLL driver) deasserts this line, the DVCO will not oscillate, although reads and writes to the DFLL IP block will complete. Thanks to Aleksandr Frid <afrid@nvidia.com> for identifying this and saving hours of debugging time. Signed-off-by: Paul Walmsley <pwalmsley@nvidia.com> [ttynkkynen: ported to tegra124 from tegra114] Signed-off-by: Tuomas Tynkkynen <ttynkkynen@nvidia.com> [mikko.perttunen: ported to special reset callback] Signed-off-by: Mikko Perttunen <mikko.perttunen@kapsi.fi> Acked-by: Michael Turquette <mturquette@linaro.org> Signed-off-by: Thierry Reding <treding@nvidia.com> |
||
|---|---|---|
| .. | ||
| altr,rst-mgr.h | ||
| qcom,gcc-apq8084.h | ||
| qcom,gcc-ipq806x.h | ||
| qcom,gcc-msm8660.h | ||
| qcom,gcc-msm8916.h | ||
| qcom,gcc-msm8960.h | ||
| qcom,gcc-msm8974.h | ||
| qcom,mmcc-apq8084.h | ||
| qcom,mmcc-msm8960.h | ||
| qcom,mmcc-msm8974.h | ||
| tegra124-car.h | ||