hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
linux-sg2042/arch/mips/power
History
Ralf Baechle 44eeab6741 MIPS: Hibernation: Remove SMP TLB and cacheflushing code. 
We can't perform any flushes on SMP from swsusp_arch_resume because
interrupts are disabled.  A cross-CPU flush is unnecessary anyway
because all but the local CPU have already been disabled.  A local
flush is not needed either because we didn't change any mappings.  So
just delete the code.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
 		2009-06-24 18:34:39 +01:00
..
Makefile MIPS: Add hibernation support 2009-06-17 11:06:31 +01:00
cpu.c MIPS: Add hibernation support 2009-06-17 11:06:31 +01:00
hibernate.S MIPS: Hibernation: Remove SMP TLB and cacheflushing code. 2009-06-24 18:34:39 +01:00