117 lines
2.9 KiB
Plaintext
117 lines
2.9 KiB
Plaintext
/*
|
|
* dts file for AppliedMicro (APM) X-Gene Storm SOC
|
|
*
|
|
* Copyright (C) 2013, Applied Micro Circuits Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*/
|
|
|
|
/ {
|
|
compatible = "apm,xgene-storm";
|
|
interrupt-parent = <&gic>;
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
cpus {
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@000 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x000>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
cpu@001 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x001>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
cpu@100 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x100>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
cpu@101 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x101>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
cpu@200 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x200>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
cpu@201 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x201>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
cpu@300 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x300>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
cpu@301 {
|
|
device_type = "cpu";
|
|
compatible = "apm,potenza", "arm,armv8";
|
|
reg = <0x0 0x301>;
|
|
enable-method = "spin-table";
|
|
cpu-release-addr = <0x1 0x0000fff8>;
|
|
};
|
|
};
|
|
|
|
gic: interrupt-controller@78010000 {
|
|
compatible = "arm,cortex-a15-gic";
|
|
#interrupt-cells = <3>;
|
|
interrupt-controller;
|
|
reg = <0x0 0x78010000 0x0 0x1000>, /* GIC Dist */
|
|
<0x0 0x78020000 0x0 0x1000>, /* GIC CPU */
|
|
<0x0 0x78040000 0x0 0x2000>, /* GIC VCPU Control */
|
|
<0x0 0x78060000 0x0 0x2000>; /* GIC VCPU */
|
|
interrupts = <1 9 0xf04>; /* GIC Maintenence IRQ */
|
|
};
|
|
|
|
timer {
|
|
compatible = "arm,armv8-timer";
|
|
interrupts = <1 0 0xff01>, /* Secure Phys IRQ */
|
|
<1 13 0xff01>, /* Non-secure Phys IRQ */
|
|
<1 14 0xff01>, /* Virt IRQ */
|
|
<1 15 0xff01>; /* Hyp IRQ */
|
|
clock-frequency = <50000000>;
|
|
};
|
|
|
|
soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
serial0: serial@1c020000 {
|
|
device_type = "serial";
|
|
compatible = "ns16550";
|
|
reg = <0 0x1c020000 0x0 0x1000>;
|
|
reg-shift = <2>;
|
|
clock-frequency = <10000000>; /* Updated by bootloader */
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0x0 0x4c 0x4>;
|
|
};
|
|
};
|
|
};
|