5d8f759424
Receiving an interrupt whose Interrupt Status Register value has only the SRX bit set is supposed to mean that all of the data from the tag has been received. That turns out to not be true so we need to reread the FIFO Status Register to tell if there are any new bytes in the FIFO. If there are, continue receiving them; if there aren't, assume that the receive is complete and pass the data up. Signed-off-by: Mark A. Greer <mgreer@animalcreek.com> Signed-off-by: Samuel Ortiz <sameo@linux.intel.com> |
||
---|---|---|
.. | ||
microread | ||
nfcmrvl | ||
pn544 | ||
st21nfca | ||
st21nfcb | ||
Kconfig | ||
Makefile | ||
mei_phy.c | ||
mei_phy.h | ||
nfcsim.c | ||
nfcwilink.c | ||
pn533.c | ||
port100.c | ||
trf7970a.c |