Florian Fainelli 98481f3d72 ARM: dts: bcm2711: Fix PCIe interrupts ... The PCIe host bridge has two interrupt lines, one that goes towards it PCIE_INTR2 second level interrupt controller and one for its MSI second level interrupt controller. The first interrupt line is not currently managed by the driver, which is why it was not a functional problem. The interrupt-map property was also only listing the PCI_INTA interrupts when there are also the INTB, C and D. Reported-by: Jim Quinlan <jim2101024@gmail.com> Fixes: d5c8dc0d4c ("ARM: dts: bcm2711: Enable PCIe controller") Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>		2021-11-15 19:09:47 -08:00
..
bootp	…
compressed	ARM development for 5.16:	2021-11-02 11:33:15 -07:00
dts	ARM: dts: bcm2711: Fix PCIe interrupts	2021-11-15 19:09:47 -08:00
.gitignore	…
Makefile	ARM: 9102/1: move theinstall rules to arch/arm/Makefile	2021-08-10 12:16:07 +01:00
deflate_xip_data.sh	…
install.sh	…