56 lines
942 B
C
56 lines
942 B
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Pistachio clocksource/timer setup
|
|
*
|
|
* Copyright (C) 2014 Google, Inc.
|
|
*/
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/clocksource.h>
|
|
#include <linux/init.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_clk.h>
|
|
|
|
#include <asm/mips-cps.h>
|
|
#include <asm/time.h>
|
|
|
|
unsigned int get_c0_compare_int(void)
|
|
{
|
|
return gic_get_c0_compare_int();
|
|
}
|
|
|
|
int get_c0_perfcount_int(void)
|
|
{
|
|
return gic_get_c0_perfcount_int();
|
|
}
|
|
EXPORT_SYMBOL_GPL(get_c0_perfcount_int);
|
|
|
|
int get_c0_fdc_int(void)
|
|
{
|
|
return gic_get_c0_fdc_int();
|
|
}
|
|
|
|
void __init plat_time_init(void)
|
|
{
|
|
struct device_node *np;
|
|
struct clk *clk;
|
|
|
|
of_clk_init(NULL);
|
|
timer_probe();
|
|
|
|
np = of_get_cpu_node(0, NULL);
|
|
if (!np) {
|
|
pr_err("Failed to get CPU node\n");
|
|
return;
|
|
}
|
|
|
|
clk = of_clk_get(np, 0);
|
|
if (IS_ERR(clk)) {
|
|
pr_err("Failed to get CPU clock: %ld\n", PTR_ERR(clk));
|
|
return;
|
|
}
|
|
|
|
mips_hpt_frequency = clk_get_rate(clk) / 2;
|
|
clk_put(clk);
|
|
}
|