336 lines
8.1 KiB
C
336 lines
8.1 KiB
C
/*
|
|
* Copyright (C) 2000 Deep Blue Solutions Ltd
|
|
* Copyright (C) 2002 Shane Nay (shane@minirl.com)
|
|
* Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <linux/platform_device.h>
|
|
#include <linux/mtd/mtd.h>
|
|
#include <linux/mtd/physmap.h>
|
|
#include <linux/gpio.h>
|
|
#include <mach/common.h>
|
|
#include <mach/hardware.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/time.h>
|
|
#include <asm/mach/map.h>
|
|
#include <mach/iomux-mx21.h>
|
|
|
|
#include "devices-imx21.h"
|
|
|
|
/*
|
|
* Memory-mapped I/O on MX21ADS base board
|
|
*/
|
|
#define MX21ADS_MMIO_BASE_ADDR 0xf5000000
|
|
#define MX21ADS_MMIO_SIZE 0xc00000
|
|
|
|
#define MX21ADS_REG_ADDR(offset) (void __force __iomem *) \
|
|
(MX21ADS_MMIO_BASE_ADDR + (offset))
|
|
|
|
#define MX21ADS_CS8900A_MMIO_SIZE 0x200000
|
|
#define MX21ADS_CS8900A_IRQ_GPIO IMX_GPIO_NR(5, 11)
|
|
#define MX21ADS_ST16C255_IOBASE_REG MX21ADS_REG_ADDR(0x200000)
|
|
#define MX21ADS_VERSION_REG MX21ADS_REG_ADDR(0x400000)
|
|
#define MX21ADS_IO_REG MX21ADS_REG_ADDR(0x800000)
|
|
|
|
/* MX21ADS_IO_REG bit definitions */
|
|
#define MX21ADS_IO_SD_WP 0x0001 /* read */
|
|
#define MX21ADS_IO_TP6 0x0001 /* write */
|
|
#define MX21ADS_IO_SW_SEL 0x0002 /* read */
|
|
#define MX21ADS_IO_TP7 0x0002 /* write */
|
|
#define MX21ADS_IO_RESET_E_UART 0x0004
|
|
#define MX21ADS_IO_RESET_BASE 0x0008
|
|
#define MX21ADS_IO_CSI_CTL2 0x0010
|
|
#define MX21ADS_IO_CSI_CTL1 0x0020
|
|
#define MX21ADS_IO_CSI_CTL0 0x0040
|
|
#define MX21ADS_IO_UART1_EN 0x0080
|
|
#define MX21ADS_IO_UART4_EN 0x0100
|
|
#define MX21ADS_IO_LCDON 0x0200
|
|
#define MX21ADS_IO_IRDA_EN 0x0400
|
|
#define MX21ADS_IO_IRDA_FIR_SEL 0x0800
|
|
#define MX21ADS_IO_IRDA_MD0_B 0x1000
|
|
#define MX21ADS_IO_IRDA_MD1 0x2000
|
|
#define MX21ADS_IO_LED4_ON 0x4000
|
|
#define MX21ADS_IO_LED3_ON 0x8000
|
|
|
|
static const int mx21ads_pins[] __initconst = {
|
|
|
|
/* CS8900A */
|
|
(GPIO_PORTE | GPIO_GPIO | GPIO_IN | 11),
|
|
|
|
/* UART1 */
|
|
PE12_PF_UART1_TXD,
|
|
PE13_PF_UART1_RXD,
|
|
PE14_PF_UART1_CTS,
|
|
PE15_PF_UART1_RTS,
|
|
|
|
/* UART3 (IrDA) - only TXD and RXD */
|
|
PE8_PF_UART3_TXD,
|
|
PE9_PF_UART3_RXD,
|
|
|
|
/* UART4 */
|
|
PB26_AF_UART4_RTS,
|
|
PB28_AF_UART4_TXD,
|
|
PB29_AF_UART4_CTS,
|
|
PB31_AF_UART4_RXD,
|
|
|
|
/* LCDC */
|
|
PA5_PF_LSCLK,
|
|
PA6_PF_LD0,
|
|
PA7_PF_LD1,
|
|
PA8_PF_LD2,
|
|
PA9_PF_LD3,
|
|
PA10_PF_LD4,
|
|
PA11_PF_LD5,
|
|
PA12_PF_LD6,
|
|
PA13_PF_LD7,
|
|
PA14_PF_LD8,
|
|
PA15_PF_LD9,
|
|
PA16_PF_LD10,
|
|
PA17_PF_LD11,
|
|
PA18_PF_LD12,
|
|
PA19_PF_LD13,
|
|
PA20_PF_LD14,
|
|
PA21_PF_LD15,
|
|
PA22_PF_LD16,
|
|
PA24_PF_REV, /* Sharp panel dedicated signal */
|
|
PA25_PF_CLS, /* Sharp panel dedicated signal */
|
|
PA26_PF_PS, /* Sharp panel dedicated signal */
|
|
PA27_PF_SPL_SPR, /* Sharp panel dedicated signal */
|
|
PA28_PF_HSYNC,
|
|
PA29_PF_VSYNC,
|
|
PA30_PF_CONTRAST,
|
|
PA31_PF_OE_ACD,
|
|
|
|
/* MMC/SDHC */
|
|
PE18_PF_SD1_D0,
|
|
PE19_PF_SD1_D1,
|
|
PE20_PF_SD1_D2,
|
|
PE21_PF_SD1_D3,
|
|
PE22_PF_SD1_CMD,
|
|
PE23_PF_SD1_CLK,
|
|
|
|
/* NFC */
|
|
PF0_PF_NRFB,
|
|
PF1_PF_NFCE,
|
|
PF2_PF_NFWP,
|
|
PF3_PF_NFCLE,
|
|
PF4_PF_NFALE,
|
|
PF5_PF_NFRE,
|
|
PF6_PF_NFWE,
|
|
PF7_PF_NFIO0,
|
|
PF8_PF_NFIO1,
|
|
PF9_PF_NFIO2,
|
|
PF10_PF_NFIO3,
|
|
PF11_PF_NFIO4,
|
|
PF12_PF_NFIO5,
|
|
PF13_PF_NFIO6,
|
|
PF14_PF_NFIO7,
|
|
};
|
|
|
|
/* ADS's NOR flash: 2x AM29BDS128HE9VKI on 32-bit bus */
|
|
static struct physmap_flash_data mx21ads_flash_data = {
|
|
.width = 4,
|
|
};
|
|
|
|
static struct resource mx21ads_flash_resource = {
|
|
.start = MX21_CS0_BASE_ADDR,
|
|
.end = MX21_CS0_BASE_ADDR + 0x02000000 - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
};
|
|
|
|
static struct platform_device mx21ads_nor_mtd_device = {
|
|
.name = "physmap-flash",
|
|
.id = 0,
|
|
.dev = {
|
|
.platform_data = &mx21ads_flash_data,
|
|
},
|
|
.num_resources = 1,
|
|
.resource = &mx21ads_flash_resource,
|
|
};
|
|
|
|
static struct resource mx21ads_cs8900_resources[] __initdata = {
|
|
DEFINE_RES_MEM(MX21_CS1_BASE_ADDR, MX21ADS_CS8900A_MMIO_SIZE),
|
|
/* irq number is run-time assigned */
|
|
DEFINE_RES_IRQ(-1),
|
|
};
|
|
|
|
static const struct platform_device_info mx21ads_cs8900_devinfo __initconst = {
|
|
.name = "cs89x0",
|
|
.id = 0,
|
|
.res = mx21ads_cs8900_resources,
|
|
.num_res = ARRAY_SIZE(mx21ads_cs8900_resources),
|
|
};
|
|
|
|
static const struct imxuart_platform_data uart_pdata_rts __initconst = {
|
|
.flags = IMXUART_HAVE_RTSCTS,
|
|
};
|
|
|
|
static const struct imxuart_platform_data uart_pdata_norts __initconst = {
|
|
};
|
|
|
|
static int mx21ads_fb_init(struct platform_device *pdev)
|
|
{
|
|
u16 tmp;
|
|
|
|
tmp = __raw_readw(MX21ADS_IO_REG);
|
|
tmp |= MX21ADS_IO_LCDON;
|
|
__raw_writew(tmp, MX21ADS_IO_REG);
|
|
return 0;
|
|
}
|
|
|
|
static void mx21ads_fb_exit(struct platform_device *pdev)
|
|
{
|
|
u16 tmp;
|
|
|
|
tmp = __raw_readw(MX21ADS_IO_REG);
|
|
tmp &= ~MX21ADS_IO_LCDON;
|
|
__raw_writew(tmp, MX21ADS_IO_REG);
|
|
}
|
|
|
|
/*
|
|
* Connected is a portrait Sharp-QVGA display
|
|
* of type: LQ035Q7DB02
|
|
*/
|
|
static struct imx_fb_videomode mx21ads_modes[] = {
|
|
{
|
|
.mode = {
|
|
.name = "Sharp-LQ035Q7",
|
|
.refresh = 60,
|
|
.xres = 240,
|
|
.yres = 320,
|
|
.pixclock = 188679, /* in ps (5.3MHz) */
|
|
.hsync_len = 2,
|
|
.left_margin = 6,
|
|
.right_margin = 16,
|
|
.vsync_len = 1,
|
|
.upper_margin = 8,
|
|
.lower_margin = 10,
|
|
},
|
|
.pcr = 0xfb108bc7,
|
|
.bpp = 16,
|
|
},
|
|
};
|
|
|
|
static const struct imx_fb_platform_data mx21ads_fb_data __initconst = {
|
|
.mode = mx21ads_modes,
|
|
.num_modes = ARRAY_SIZE(mx21ads_modes),
|
|
|
|
.pwmr = 0x00a903ff,
|
|
.lscr1 = 0x00120300,
|
|
.dmacr = 0x00020008,
|
|
|
|
.init = mx21ads_fb_init,
|
|
.exit = mx21ads_fb_exit,
|
|
};
|
|
|
|
static int mx21ads_sdhc_get_ro(struct device *dev)
|
|
{
|
|
return (__raw_readw(MX21ADS_IO_REG) & MX21ADS_IO_SD_WP) ? 1 : 0;
|
|
}
|
|
|
|
static int mx21ads_sdhc_init(struct device *dev, irq_handler_t detect_irq,
|
|
void *data)
|
|
{
|
|
return request_irq(gpio_to_irq(IMX_GPIO_NR(4, 25)), detect_irq,
|
|
IRQF_TRIGGER_FALLING, "mmc-detect", data);
|
|
}
|
|
|
|
static void mx21ads_sdhc_exit(struct device *dev, void *data)
|
|
{
|
|
free_irq(gpio_to_irq(IMX_GPIO_NR(4, 25)), data);
|
|
}
|
|
|
|
static const struct imxmmc_platform_data mx21ads_sdhc_pdata __initconst = {
|
|
.ocr_avail = MMC_VDD_29_30 | MMC_VDD_30_31, /* 3.0V */
|
|
.get_ro = mx21ads_sdhc_get_ro,
|
|
.init = mx21ads_sdhc_init,
|
|
.exit = mx21ads_sdhc_exit,
|
|
};
|
|
|
|
static const struct mxc_nand_platform_data
|
|
mx21ads_nand_board_info __initconst = {
|
|
.width = 1,
|
|
.hw_ecc = 1,
|
|
};
|
|
|
|
static struct map_desc mx21ads_io_desc[] __initdata = {
|
|
/*
|
|
* Memory-mapped I/O on MX21ADS Base board:
|
|
* - CS8900A Ethernet controller
|
|
* - ST16C2552CJ UART
|
|
* - CPU and Base board version
|
|
* - Base board I/O register
|
|
*/
|
|
{
|
|
.virtual = MX21ADS_MMIO_BASE_ADDR,
|
|
.pfn = __phys_to_pfn(MX21_CS1_BASE_ADDR),
|
|
.length = MX21ADS_MMIO_SIZE,
|
|
.type = MT_DEVICE,
|
|
},
|
|
};
|
|
|
|
static void __init mx21ads_map_io(void)
|
|
{
|
|
mx21_map_io();
|
|
iotable_init(mx21ads_io_desc, ARRAY_SIZE(mx21ads_io_desc));
|
|
}
|
|
|
|
static struct platform_device *platform_devices[] __initdata = {
|
|
&mx21ads_nor_mtd_device,
|
|
};
|
|
|
|
static void __init mx21ads_board_init(void)
|
|
{
|
|
imx21_soc_init();
|
|
|
|
mxc_gpio_setup_multiple_pins(mx21ads_pins, ARRAY_SIZE(mx21ads_pins),
|
|
"mx21ads");
|
|
|
|
imx21_add_imx_uart0(&uart_pdata_rts);
|
|
imx21_add_imx_uart2(&uart_pdata_norts);
|
|
imx21_add_imx_uart3(&uart_pdata_rts);
|
|
imx21_add_imx_fb(&mx21ads_fb_data);
|
|
imx21_add_mxc_mmc(0, &mx21ads_sdhc_pdata);
|
|
imx21_add_mxc_nand(&mx21ads_nand_board_info);
|
|
|
|
platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));
|
|
|
|
mx21ads_cs8900_resources[1].start =
|
|
gpio_to_irq(MX21ADS_CS8900A_IRQ_GPIO);
|
|
mx21ads_cs8900_resources[1].end =
|
|
gpio_to_irq(MX21ADS_CS8900A_IRQ_GPIO);
|
|
platform_device_register_full(&mx21ads_cs8900_devinfo);
|
|
}
|
|
|
|
static void __init mx21ads_timer_init(void)
|
|
{
|
|
mx21_clocks_init(32768, 26000000);
|
|
}
|
|
|
|
static struct sys_timer mx21ads_timer = {
|
|
.init = mx21ads_timer_init,
|
|
};
|
|
|
|
MACHINE_START(MX21ADS, "Freescale i.MX21ADS")
|
|
/* maintainer: Freescale Semiconductor, Inc. */
|
|
.atag_offset = 0x100,
|
|
.map_io = mx21ads_map_io,
|
|
.init_early = imx21_init_early,
|
|
.init_irq = mx21_init_irq,
|
|
.handle_irq = imx21_handle_irq,
|
|
.timer = &mx21ads_timer,
|
|
.init_machine = mx21ads_board_init,
|
|
.restart = mxc_restart,
|
|
MACHINE_END
|