166 lines
2.8 KiB
C
166 lines
2.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2018-2019 Synopsys, Inc. and/or its affiliates.
|
|
* Synopsys DesignWare eDMA core driver
|
|
*
|
|
* Author: Gustavo Pimentel <gustavo.pimentel@synopsys.com>
|
|
*/
|
|
|
|
#ifndef _DW_EDMA_CORE_H
|
|
#define _DW_EDMA_CORE_H
|
|
|
|
#include <linux/msi.h>
|
|
#include <linux/dma/edma.h>
|
|
|
|
#include "../virt-dma.h"
|
|
|
|
#define EDMA_LL_SZ 24
|
|
|
|
enum dw_edma_dir {
|
|
EDMA_DIR_WRITE = 0,
|
|
EDMA_DIR_READ
|
|
};
|
|
|
|
enum dw_edma_mode {
|
|
EDMA_MODE_LEGACY = 0,
|
|
EDMA_MODE_UNROLL
|
|
};
|
|
|
|
enum dw_edma_request {
|
|
EDMA_REQ_NONE = 0,
|
|
EDMA_REQ_STOP,
|
|
EDMA_REQ_PAUSE
|
|
};
|
|
|
|
enum dw_edma_status {
|
|
EDMA_ST_IDLE = 0,
|
|
EDMA_ST_PAUSE,
|
|
EDMA_ST_BUSY
|
|
};
|
|
|
|
struct dw_edma_chan;
|
|
struct dw_edma_chunk;
|
|
|
|
struct dw_edma_burst {
|
|
struct list_head list;
|
|
u64 sar;
|
|
u64 dar;
|
|
u32 sz;
|
|
};
|
|
|
|
struct dw_edma_region {
|
|
phys_addr_t paddr;
|
|
void __iomem *vaddr;
|
|
size_t sz;
|
|
};
|
|
|
|
struct dw_edma_chunk {
|
|
struct list_head list;
|
|
struct dw_edma_chan *chan;
|
|
struct dw_edma_burst *burst;
|
|
|
|
u32 bursts_alloc;
|
|
|
|
u8 cb;
|
|
struct dw_edma_region ll_region; /* Linked list */
|
|
};
|
|
|
|
struct dw_edma_desc {
|
|
struct virt_dma_desc vd;
|
|
struct dw_edma_chan *chan;
|
|
struct dw_edma_chunk *chunk;
|
|
|
|
u32 chunks_alloc;
|
|
|
|
u32 alloc_sz;
|
|
u32 xfer_sz;
|
|
};
|
|
|
|
struct dw_edma_chan {
|
|
struct virt_dma_chan vc;
|
|
struct dw_edma_chip *chip;
|
|
int id;
|
|
enum dw_edma_dir dir;
|
|
|
|
off_t ll_off;
|
|
u32 ll_max;
|
|
|
|
off_t dt_off;
|
|
|
|
struct msi_msg msi;
|
|
|
|
enum dw_edma_request request;
|
|
enum dw_edma_status status;
|
|
u8 configured;
|
|
|
|
struct dma_slave_config config;
|
|
};
|
|
|
|
struct dw_edma_irq {
|
|
struct msi_msg msi;
|
|
u32 wr_mask;
|
|
u32 rd_mask;
|
|
struct dw_edma *dw;
|
|
};
|
|
|
|
struct dw_edma {
|
|
char name[20];
|
|
|
|
struct dma_device wr_edma;
|
|
u16 wr_ch_cnt;
|
|
|
|
struct dma_device rd_edma;
|
|
u16 rd_ch_cnt;
|
|
|
|
struct dw_edma_region rg_region; /* Registers */
|
|
struct dw_edma_region ll_region; /* Linked list */
|
|
struct dw_edma_region dt_region; /* Data */
|
|
|
|
struct dw_edma_irq *irq;
|
|
int nr_irqs;
|
|
|
|
u32 version;
|
|
enum dw_edma_mode mode;
|
|
|
|
struct dw_edma_chan *chan;
|
|
const struct dw_edma_core_ops *ops;
|
|
|
|
raw_spinlock_t lock; /* Only for legacy */
|
|
};
|
|
|
|
struct dw_edma_sg {
|
|
struct scatterlist *sgl;
|
|
unsigned int len;
|
|
};
|
|
|
|
struct dw_edma_cyclic {
|
|
dma_addr_t paddr;
|
|
size_t len;
|
|
size_t cnt;
|
|
};
|
|
|
|
struct dw_edma_transfer {
|
|
struct dma_chan *dchan;
|
|
union dw_edma_xfer {
|
|
struct dw_edma_sg sg;
|
|
struct dw_edma_cyclic cyclic;
|
|
} xfer;
|
|
enum dma_transfer_direction direction;
|
|
unsigned long flags;
|
|
bool cyclic;
|
|
};
|
|
|
|
static inline
|
|
struct dw_edma_chan *vc2dw_edma_chan(struct virt_dma_chan *vc)
|
|
{
|
|
return container_of(vc, struct dw_edma_chan, vc);
|
|
}
|
|
|
|
static inline
|
|
struct dw_edma_chan *dchan2dw_edma_chan(struct dma_chan *dchan)
|
|
{
|
|
return vc2dw_edma_chan(to_virt_chan(dchan));
|
|
}
|
|
|
|
#endif /* _DW_EDMA_CORE_H */
|