b6554cfe09
There are a few windows during AER/EEH when we can access PCIe I/O mapped registers. This will harden the access to insure we do not allow PCIe access during errors Signed-off-by: Dave Carroll <david.carroll@microsemi.com> Reviewed-by: Sagar Biradar <sagar.biradar@microchip.com> Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com> |
||
---|---|---|
.. | ||
Makefile | ||
TODO | ||
aachba.c | ||
aacraid.h | ||
commctrl.c | ||
comminit.c | ||
commsup.c | ||
dpcsup.c | ||
linit.c | ||
nark.c | ||
rkt.c | ||
rx.c | ||
sa.c | ||
src.c |