hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
253,332 Commits 9 Branches 1 Tag 4.7 GiB
Commit Graph

2 Commits

Author SHA1 Message Date
Randy Dunlap 92ce52695c [media] staging: altera-jtag needs delay.h 
altera-jtag.c needs to include <linux/delay.h> to fix a build error:

drivers/staging/altera-stapl/altera-jtag.c:398: error: implicit declaration of function 'udelay'

Signed-off-by: Randy Dunlap <randy.dunlap@oracle.com>
Cc: Igor M. Liplianin <liplianin@netup.ru>
Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
 2011-03-31 18:49:34 -03:00
Igor M. Liplianin fa766c9be5 [media] Altera FPGA firmware download module 
It uses STAPL files and programs Altera FPGA through JTAG.
Interface to JTAG must be provided from main device module,
for example through cx23885 GPIO.

Signed-off-by: Igor M. Liplianin <liplianin@netup.ru>
Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
 2011-03-21 20:32:16 -03:00