interconnect: qcom: Add OSM L3 support on SM8150
Add Operation State Manager (OSM) L3 interconnect provider support on SM8150 SoCs. Signed-off-by: Sibi Sankar <sibis@codeaurora.org> Link: https://lore.kernel.org/r/20200801123049.32398-3-sibis@codeaurora.org Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org>
This commit is contained in:
parent
768220bb41
commit
f995194545
|
@ -16,6 +16,7 @@
|
|||
|
||||
#include "sc7180.h"
|
||||
#include "sdm845.h"
|
||||
#include "sm8150.h"
|
||||
|
||||
#define LUT_MAX_ENTRIES 40U
|
||||
#define LUT_SRC GENMASK(31, 30)
|
||||
|
@ -96,6 +97,19 @@ static const struct qcom_icc_desc sc7180_icc_osm_l3 = {
|
|||
.num_nodes = ARRAY_SIZE(sc7180_osm_l3_nodes),
|
||||
};
|
||||
|
||||
DEFINE_QNODE(sm8150_osm_apps_l3, SM8150_MASTER_OSM_L3_APPS, 32, SM8150_SLAVE_OSM_L3);
|
||||
DEFINE_QNODE(sm8150_osm_l3, SM8150_SLAVE_OSM_L3, 32);
|
||||
|
||||
static struct qcom_icc_node *sm8150_osm_l3_nodes[] = {
|
||||
[MASTER_OSM_L3_APPS] = &sm8150_osm_apps_l3,
|
||||
[SLAVE_OSM_L3] = &sm8150_osm_l3,
|
||||
};
|
||||
|
||||
static const struct qcom_icc_desc sm8150_icc_osm_l3 = {
|
||||
.nodes = sm8150_osm_l3_nodes,
|
||||
.num_nodes = ARRAY_SIZE(sm8150_osm_l3_nodes),
|
||||
};
|
||||
|
||||
static int qcom_icc_set(struct icc_node *src, struct icc_node *dst)
|
||||
{
|
||||
struct qcom_osm_l3_icc_provider *qp;
|
||||
|
@ -258,6 +272,7 @@ err:
|
|||
static const struct of_device_id osm_l3_of_match[] = {
|
||||
{ .compatible = "qcom,sc7180-osm-l3", .data = &sc7180_icc_osm_l3 },
|
||||
{ .compatible = "qcom,sdm845-osm-l3", .data = &sdm845_icc_osm_l3 },
|
||||
{ .compatible = "qcom,sm8150-osm-l3", .data = &sm8150_icc_osm_l3 },
|
||||
{ }
|
||||
};
|
||||
MODULE_DEVICE_TABLE(of, osm_l3_of_match);
|
||||
|
|
|
@ -148,5 +148,7 @@
|
|||
#define SM8150_SLAVE_VSENSE_CTRL_CFG 137
|
||||
#define SM8150_SNOC_CNOC_MAS 138
|
||||
#define SM8150_SNOC_CNOC_SLV 139
|
||||
#define SM8150_MASTER_OSM_L3_APPS 140
|
||||
#define SM8150_SLAVE_OSM_L3 141
|
||||
|
||||
#endif
|
||||
|
|
Loading…
Reference in New Issue