This provides the following Integrator refactorings:
- Switch the FPGA IRQ controller to use the simple IRQ domain - Get rid of preallocated IRQ descriptors on the Integrator - Move the FPGA IRQ driver to drivers/irqchip -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.12 (GNU/Linux) iQIcBAABAgAGBQJQlqH4AAoJEEEQszewGV1zsUcQALdxORXGin6rbluECrW68/dL zDDV6EO+3Fl8gMIjufd412dMNEjyU33V/Z25Z8GqHfm9o56MFP/J+8S05ES0devp 6GEpOSBfavvjq+rDRUlEnSW1udzJtBEcFlJiiyk2NpDwj6QLR4oU+4MRMtvuPsLO gyXizllkzWkADaxsIB3BxlHhYh8hnF0AKv0rVPBtByIIK8fbxbtryH1GYPpiqJTx 2V0KqedlPtlpFW0ltYdgaYy/+fp15E66QfVGZloQNiRMdnV/laqKwiJr27h4pets bKiZBCyNG8FJl31oJ0RP5DX0JOqL6pDCfzwYUy/T7a4YeD2JRQMw/so5XRZ70QaN Z/whMk6k5FPD2peyBcHUhzBcL2//X01UDUbaJ9SA8bn/E2lMqqGAu8GPwLfEfaU1 XpHe+ydig0AfUbm4bIgoBqNQRGt6l+sTn89WTzK3N48APRZP32rjn+etbHMiF8kJ DuDwH/CfHhH1Tw30t8GBom4w3Gb0tzXcaHhHcYk0Awbiv2lrr8kmDw3YRiK9N2MX +8IiXwhsHNgu8o+jwp0S93kuT+k0P1RAxEbpgHTEsUZ6TQDQsmxbV/88Vz2jaH/S 8kH48iyzRq5b36UNya19ymqFpiOz8SXHibEEn3IhWpdQI9wdfPvVG2vaAaKrqVix fhztJoXJ1x+GG1JsRKgO =OO6W -----END PGP SIGNATURE----- Merge tag 'integrator-irq' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-integrator into next/soc From Linus Walleij: This provides the following Integrator refactorings: - Switch the FPGA IRQ controller to use the simple IRQ domain - Get rid of preallocated IRQ descriptors on the Integrator - Move the FPGA IRQ driver to drivers/irqchip * tag 'integrator-irq' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-integrator: ARM: plat-versatile: move FPGA irq driver to drivers/irqchip ARM: integrator: get rid of preallocated irq descriptors ARM: plat-versatile: use simple irqdomain for FPGA IRQ
This commit is contained in:
Olof Johansson
commit
f60be0d5c1
|
|
@ -284,8 +284,8 @@ config ARCH_INTEGRATOR
|
|||
select MULTI_IRQ_HANDLER
|
||||
select NEED_MACH_MEMORY_H
|
||||
select PLAT_VERSATILE
|
||||
select PLAT_VERSATILE_FPGA_IRQ
|
||||
select SPARSE_IRQ
|
||||
select VERSATILE_FPGA_IRQ
|
||||
help
|
||||
Support for ARM's Integrator platform.
|
||||
|
||||
|
|
@ -318,7 +318,7 @@ config ARCH_VERSATILE
|
|||
select PLAT_VERSATILE
|
||||
select PLAT_VERSATILE_CLCD
|
||||
select PLAT_VERSATILE_CLOCK
|
||||
select PLAT_VERSATILE_FPGA_IRQ
|
||||
select VERSATILE_FPGA_IRQ
|
||||
help
|
||||
This enables support for ARM Ltd Versatile board.
|
||||
|
||||
|
|
|
|||
|
|
@ -19,64 +19,63 @@
|
|||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||||
*/
|
||||
|
||||
/*
|
||||
* Interrupt numbers
|
||||
/*
|
||||
* Interrupt numbers, all of the above are just static reservations
|
||||
* used so they can be encoded into device resources. They will finally
|
||||
* be done away with when switching to device tree.
|
||||
*/
|
||||
#define IRQ_PIC_START 1
|
||||
#define IRQ_SOFTINT 1
|
||||
#define IRQ_UARTINT0 2
|
||||
#define IRQ_UARTINT1 3
|
||||
#define IRQ_KMIINT0 4
|
||||
#define IRQ_KMIINT1 5
|
||||
#define IRQ_TIMERINT0 6
|
||||
#define IRQ_TIMERINT1 7
|
||||
#define IRQ_TIMERINT2 8
|
||||
#define IRQ_RTCINT 9
|
||||
#define IRQ_AP_EXPINT0 10
|
||||
#define IRQ_AP_EXPINT1 11
|
||||
#define IRQ_AP_EXPINT2 12
|
||||
#define IRQ_AP_EXPINT3 13
|
||||
#define IRQ_AP_PCIINT0 14
|
||||
#define IRQ_AP_PCIINT1 15
|
||||
#define IRQ_AP_PCIINT2 16
|
||||
#define IRQ_AP_PCIINT3 17
|
||||
#define IRQ_AP_V3INT 18
|
||||
#define IRQ_AP_CPINT0 19
|
||||
#define IRQ_AP_CPINT1 20
|
||||
#define IRQ_AP_LBUSTIMEOUT 21
|
||||
#define IRQ_AP_APCINT 22
|
||||
#define IRQ_CP_CLCDCINT 23
|
||||
#define IRQ_CP_MMCIINT0 24
|
||||
#define IRQ_CP_MMCIINT1 25
|
||||
#define IRQ_CP_AACIINT 26
|
||||
#define IRQ_CP_CPPLDINT 27
|
||||
#define IRQ_CP_ETHINT 28
|
||||
#define IRQ_CP_TSPENINT 29
|
||||
#define IRQ_PIC_END 29
|
||||
#define IRQ_PIC_START 64
|
||||
#define IRQ_SOFTINT (IRQ_PIC_START+0)
|
||||
#define IRQ_UARTINT0 (IRQ_PIC_START+1)
|
||||
#define IRQ_UARTINT1 (IRQ_PIC_START+2)
|
||||
#define IRQ_KMIINT0 (IRQ_PIC_START+3)
|
||||
#define IRQ_KMIINT1 (IRQ_PIC_START+4)
|
||||
#define IRQ_TIMERINT0 (IRQ_PIC_START+5)
|
||||
#define IRQ_TIMERINT1 (IRQ_PIC_START+6)
|
||||
#define IRQ_TIMERINT2 (IRQ_PIC_START+7)
|
||||
#define IRQ_RTCINT (IRQ_PIC_START+8)
|
||||
#define IRQ_AP_EXPINT0 (IRQ_PIC_START+9)
|
||||
#define IRQ_AP_EXPINT1 (IRQ_PIC_START+10)
|
||||
#define IRQ_AP_EXPINT2 (IRQ_PIC_START+11)
|
||||
#define IRQ_AP_EXPINT3 (IRQ_PIC_START+12)
|
||||
#define IRQ_AP_PCIINT0 (IRQ_PIC_START+13)
|
||||
#define IRQ_AP_PCIINT1 (IRQ_PIC_START+14)
|
||||
#define IRQ_AP_PCIINT2 (IRQ_PIC_START+15)
|
||||
#define IRQ_AP_PCIINT3 (IRQ_PIC_START+16)
|
||||
#define IRQ_AP_V3INT (IRQ_PIC_START+17)
|
||||
#define IRQ_AP_CPINT0 (IRQ_PIC_START+18)
|
||||
#define IRQ_AP_CPINT1 (IRQ_PIC_START+19)
|
||||
#define IRQ_AP_LBUSTIMEOUT (IRQ_PIC_START+20)
|
||||
#define IRQ_AP_APCINT (IRQ_PIC_START+21)
|
||||
#define IRQ_CP_CLCDCINT (IRQ_PIC_START+22)
|
||||
#define IRQ_CP_MMCIINT0 (IRQ_PIC_START+23)
|
||||
#define IRQ_CP_MMCIINT1 (IRQ_PIC_START+24)
|
||||
#define IRQ_CP_AACIINT (IRQ_PIC_START+25)
|
||||
#define IRQ_CP_CPPLDINT (IRQ_PIC_START+26)
|
||||
#define IRQ_CP_ETHINT (IRQ_PIC_START+27)
|
||||
#define IRQ_CP_TSPENINT (IRQ_PIC_START+28)
|
||||
#define IRQ_PIC_END (IRQ_PIC_START+28)
|
||||
|
||||
#define IRQ_CIC_START 32
|
||||
#define IRQ_CM_SOFTINT 32
|
||||
#define IRQ_CM_COMMRX 33
|
||||
#define IRQ_CM_COMMTX 34
|
||||
#define IRQ_CIC_END 34
|
||||
#define IRQ_CIC_START (IRQ_PIC_END+1)
|
||||
#define IRQ_CM_SOFTINT (IRQ_CIC_START+0)
|
||||
#define IRQ_CM_COMMRX (IRQ_CIC_START+1)
|
||||
#define IRQ_CM_COMMTX (IRQ_CIC_START+2)
|
||||
#define IRQ_CIC_END (IRQ_CIC_START+2)
|
||||
|
||||
/*
|
||||
* IntegratorCP only
|
||||
*/
|
||||
#define IRQ_SIC_START 35
|
||||
#define IRQ_SIC_CP_SOFTINT 35
|
||||
#define IRQ_SIC_CP_RI0 36
|
||||
#define IRQ_SIC_CP_RI1 37
|
||||
#define IRQ_SIC_CP_CARDIN 38
|
||||
#define IRQ_SIC_CP_LMINT0 39
|
||||
#define IRQ_SIC_CP_LMINT1 40
|
||||
#define IRQ_SIC_CP_LMINT2 41
|
||||
#define IRQ_SIC_CP_LMINT3 42
|
||||
#define IRQ_SIC_CP_LMINT4 43
|
||||
#define IRQ_SIC_CP_LMINT5 44
|
||||
#define IRQ_SIC_CP_LMINT6 45
|
||||
#define IRQ_SIC_CP_LMINT7 46
|
||||
#define IRQ_SIC_END 46
|
||||
|
||||
#define NR_IRQS_INTEGRATOR_AP 34
|
||||
#define NR_IRQS_INTEGRATOR_CP 47
|
||||
#define IRQ_SIC_START (IRQ_CIC_END+1)
|
||||
#define IRQ_SIC_CP_SOFTINT (IRQ_SIC_START+0)
|
||||
#define IRQ_SIC_CP_RI0 (IRQ_SIC_START+1)
|
||||
#define IRQ_SIC_CP_RI1 (IRQ_SIC_START+2)
|
||||
#define IRQ_SIC_CP_CARDIN (IRQ_SIC_START+3)
|
||||
#define IRQ_SIC_CP_LMINT0 (IRQ_SIC_START+4)
|
||||
#define IRQ_SIC_CP_LMINT1 (IRQ_SIC_START+5)
|
||||
#define IRQ_SIC_CP_LMINT2 (IRQ_SIC_START+6)
|
||||
#define IRQ_SIC_CP_LMINT3 (IRQ_SIC_START+7)
|
||||
#define IRQ_SIC_CP_LMINT4 (IRQ_SIC_START+8)
|
||||
#define IRQ_SIC_CP_LMINT5 (IRQ_SIC_START+9)
|
||||
#define IRQ_SIC_CP_LMINT6 (IRQ_SIC_START+10)
|
||||
#define IRQ_SIC_CP_LMINT7 (IRQ_SIC_START+11)
|
||||
#define IRQ_SIC_END (IRQ_SIC_START+11)
|
||||
|
|
|
|||
|
|
@ -31,6 +31,7 @@
|
|||
#include <linux/clockchips.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/irqchip/versatile-fpga.h>
|
||||
#include <linux/mtd/physmap.h>
|
||||
#include <linux/clk.h>
|
||||
#include <linux/platform_data/clk-integrator.h>
|
||||
|
|
@ -56,8 +57,6 @@
|
|||
#include <asm/mach/pci.h>
|
||||
#include <asm/mach/time.h>
|
||||
|
||||
#include <plat/fpga-irq.h>
|
||||
|
||||
#include "common.h"
|
||||
|
||||
/*
|
||||
|
|
@ -499,7 +498,6 @@ static const char * ap_dt_board_compat[] = {
|
|||
DT_MACHINE_START(INTEGRATOR_AP_DT, "ARM Integrator/AP (Device Tree)")
|
||||
.reserve = integrator_reserve,
|
||||
.map_io = ap_map_io,
|
||||
.nr_irqs = NR_IRQS_INTEGRATOR_AP,
|
||||
.init_early = ap_init_early,
|
||||
.init_irq = ap_init_irq_of,
|
||||
.handle_irq = fpga_handle_irq,
|
||||
|
|
@ -609,7 +607,6 @@ MACHINE_START(INTEGRATOR, "ARM-Integrator")
|
|||
.atag_offset = 0x100,
|
||||
.reserve = integrator_reserve,
|
||||
.map_io = ap_map_io,
|
||||
.nr_irqs = NR_IRQS_INTEGRATOR_AP,
|
||||
.init_early = ap_init_early,
|
||||
.init_irq = ap_init_irq,
|
||||
.handle_irq = fpga_handle_irq,
|
||||
|
|
|
|||
|
|
@ -20,6 +20,7 @@
|
|||
#include <linux/amba/clcd.h>
|
||||
#include <linux/amba/mmci.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/irqchip/versatile-fpga.h>
|
||||
#include <linux/gfp.h>
|
||||
#include <linux/mtd/physmap.h>
|
||||
#include <linux/platform_data/clk-integrator.h>
|
||||
|
|
@ -46,7 +47,6 @@
|
|||
#include <asm/hardware/timer-sp.h>
|
||||
|
||||
#include <plat/clcd.h>
|
||||
#include <plat/fpga-irq.h>
|
||||
#include <plat/sched_clock.h>
|
||||
|
||||
#include "common.h"
|
||||
|
|
@ -350,7 +350,6 @@ static const char * intcp_dt_board_compat[] = {
|
|||
DT_MACHINE_START(INTEGRATOR_CP_DT, "ARM Integrator/CP (Device Tree)")
|
||||
.reserve = integrator_reserve,
|
||||
.map_io = intcp_map_io,
|
||||
.nr_irqs = NR_IRQS_INTEGRATOR_CP,
|
||||
.init_early = intcp_init_early,
|
||||
.init_irq = intcp_init_irq_of,
|
||||
.handle_irq = fpga_handle_irq,
|
||||
|
|
@ -423,7 +422,7 @@ static void __init intcp_init_irq(void)
|
|||
u32 pic_mask, cic_mask, sic_mask;
|
||||
|
||||
/* These masks are for the HW IRQ registers */
|
||||
pic_mask = ~((~0u) << (11 - IRQ_PIC_START));
|
||||
pic_mask = ~((~0u) << (11 - 0));
|
||||
pic_mask |= (~((~0u) << (29 - 22))) << 22;
|
||||
cic_mask = ~((~0u) << (1 + IRQ_CIC_END - IRQ_CIC_START));
|
||||
sic_mask = ~((~0u) << (1 + IRQ_SIC_END - IRQ_SIC_START));
|
||||
|
|
@ -504,7 +503,6 @@ MACHINE_START(CINTEGRATOR, "ARM-IntegratorCP")
|
|||
.atag_offset = 0x100,
|
||||
.reserve = integrator_reserve,
|
||||
.map_io = intcp_map_io,
|
||||
.nr_irqs = NR_IRQS_INTEGRATOR_CP,
|
||||
.init_early = intcp_init_early,
|
||||
.init_irq = intcp_init_irq,
|
||||
.handle_irq = fpga_handle_irq,
|
||||
|
|
|
|||
|
|
@ -32,6 +32,7 @@
|
|||
#include <linux/amba/mmci.h>
|
||||
#include <linux/amba/pl022.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/irqchip/versatile-fpga.h>
|
||||
#include <linux/gfp.h>
|
||||
#include <linux/clkdev.h>
|
||||
#include <linux/mtd/physmap.h>
|
||||
|
|
@ -51,7 +52,6 @@
|
|||
#include <asm/hardware/timer-sp.h>
|
||||
|
||||
#include <plat/clcd.h>
|
||||
#include <plat/fpga-irq.h>
|
||||
#include <plat/sched_clock.h>
|
||||
|
||||
#include "core.h"
|
||||
|
|
|
|||
|
|
@ -6,15 +6,6 @@ config PLAT_VERSATILE_CLOCK
|
|||
config PLAT_VERSATILE_CLCD
|
||||
bool
|
||||
|
||||
config PLAT_VERSATILE_FPGA_IRQ
|
||||
bool
|
||||
select IRQ_DOMAIN
|
||||
|
||||
config PLAT_VERSATILE_FPGA_IRQ_NR
|
||||
int
|
||||
default 4
|
||||
depends on PLAT_VERSATILE_FPGA_IRQ
|
||||
|
||||
config PLAT_VERSATILE_LEDS
|
||||
def_bool y if NEW_LEDS
|
||||
depends on ARCH_REALVIEW || ARCH_VERSATILE
|
||||
|
|
|
|||
|
|
@ -2,7 +2,6 @@ ccflags-$(CONFIG_ARCH_MULTIPLATFORM) := -I$(srctree)/$(src)/include
|
|||
|
||||
obj-$(CONFIG_PLAT_VERSATILE_CLOCK) += clock.o
|
||||
obj-$(CONFIG_PLAT_VERSATILE_CLCD) += clcd.o
|
||||
obj-$(CONFIG_PLAT_VERSATILE_FPGA_IRQ) += fpga-irq.o
|
||||
obj-$(CONFIG_PLAT_VERSATILE_LEDS) += leds.o
|
||||
obj-$(CONFIG_PLAT_VERSATILE_SCHED_CLOCK) += sched-clock.o
|
||||
obj-$(CONFIG_SMP) += headsmp.o platsmp.o
|
||||
|
|
|
|||
|
|
@ -1 +1,8 @@
|
|||
# empty
|
||||
config VERSATILE_FPGA_IRQ
|
||||
bool
|
||||
select IRQ_DOMAIN
|
||||
|
||||
config VERSATILE_FPGA_IRQ_NR
|
||||
int
|
||||
default 4
|
||||
depends on VERSATILE_FPGA_IRQ
|
||||
|
|
|
|||
|
|
@ -1 +1,2 @@
|
|||
obj-$(CONFIG_ARCH_BCM2835) += irq-bcm2835.o
|
||||
obj-$(CONFIG_VERSATILE_FPGA_IRQ) += irq-versatile-fpga.o
|
||||
|
|
|
|||
|
|
@ -1,8 +1,10 @@
|
|||
/*
|
||||
* Support for Versatile FPGA-based IRQ controllers
|
||||
*/
|
||||
#include <linux/bitops.h>
|
||||
#include <linux/irq.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/irqchip/versatile-fpga.h>
|
||||
#include <linux/irqdomain.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/of.h>
|
||||
|
|
@ -10,7 +12,6 @@
|
|||
|
||||
#include <asm/exception.h>
|
||||
#include <asm/mach/irq.h>
|
||||
#include <plat/fpga-irq.h>
|
||||
|
||||
#define IRQ_STATUS 0x00
|
||||
#define IRQ_RAW_STATUS 0x04
|
||||
|
|
@ -41,7 +42,7 @@ struct fpga_irq_data {
|
|||
};
|
||||
|
||||
/* we cannot allocate memory when the controllers are initially registered */
|
||||
static struct fpga_irq_data fpga_irq_devices[CONFIG_PLAT_VERSATILE_FPGA_IRQ_NR];
|
||||
static struct fpga_irq_data fpga_irq_devices[CONFIG_VERSATILE_FPGA_IRQ_NR];
|
||||
static int fpga_irq_id;
|
||||
|
||||
static void fpga_irq_mask(struct irq_data *d)
|
||||
|
|
@ -117,13 +118,12 @@ static int fpga_irqdomain_map(struct irq_domain *d, unsigned int irq,
|
|||
struct fpga_irq_data *f = d->host_data;
|
||||
|
||||
/* Skip invalid IRQs, only register handlers for the real ones */
|
||||
if (!(f->valid & (1 << hwirq)))
|
||||
if (!(f->valid & BIT(hwirq)))
|
||||
return -ENOTSUPP;
|
||||
irq_set_chip_data(irq, f);
|
||||
irq_set_chip_and_handler(irq, &f->chip,
|
||||
handle_level_irq);
|
||||
set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
|
||||
f->used_irqs++;
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
|
@ -132,13 +132,15 @@ static struct irq_domain_ops fpga_irqdomain_ops = {
|
|||
.xlate = irq_domain_xlate_onetwocell,
|
||||
};
|
||||
|
||||
static __init struct fpga_irq_data *
|
||||
fpga_irq_prep_struct(void __iomem *base, const char *name, u32 valid) {
|
||||
void __init fpga_irq_init(void __iomem *base, const char *name, int irq_start,
|
||||
int parent_irq, u32 valid, struct device_node *node)
|
||||
{
|
||||
struct fpga_irq_data *f;
|
||||
int i;
|
||||
|
||||
if (fpga_irq_id >= ARRAY_SIZE(fpga_irq_devices)) {
|
||||
printk(KERN_ERR "%s: too few FPGA IRQ controllers, increase CONFIG_PLAT_VERSATILE_FPGA_IRQ_NR\n", __func__);
|
||||
return NULL;
|
||||
pr_err("%s: too few FPGA IRQ controllers, increase CONFIG_PLAT_VERSATILE_FPGA_IRQ_NR\n", __func__);
|
||||
return;
|
||||
}
|
||||
f = &fpga_irq_devices[fpga_irq_id];
|
||||
f->base = base;
|
||||
|
|
@ -147,29 +149,28 @@ fpga_irq_prep_struct(void __iomem *base, const char *name, u32 valid) {
|
|||
f->chip.irq_mask = fpga_irq_mask;
|
||||
f->chip.irq_unmask = fpga_irq_unmask;
|
||||
f->valid = valid;
|
||||
fpga_irq_id++;
|
||||
|
||||
return f;
|
||||
}
|
||||
|
||||
void __init fpga_irq_init(void __iomem *base, const char *name, int irq_start,
|
||||
int parent_irq, u32 valid, struct device_node *node)
|
||||
{
|
||||
struct fpga_irq_data *f;
|
||||
|
||||
f = fpga_irq_prep_struct(base, name, valid);
|
||||
if (!f)
|
||||
return;
|
||||
|
||||
if (parent_irq != -1) {
|
||||
irq_set_handler_data(parent_irq, f);
|
||||
irq_set_chained_handler(parent_irq, fpga_irq_handle);
|
||||
}
|
||||
|
||||
f->domain = irq_domain_add_legacy(node, fls(valid), irq_start, 0,
|
||||
/* This will also allocate irq descriptors */
|
||||
f->domain = irq_domain_add_simple(node, fls(valid), irq_start,
|
||||
&fpga_irqdomain_ops, f);
|
||||
|
||||
/* This will allocate all valid descriptors in the linear case */
|
||||
for (i = 0; i < fls(valid); i++)
|
||||
if (valid & BIT(i)) {
|
||||
if (!irq_start)
|
||||
irq_create_mapping(f->domain, i);
|
||||
f->used_irqs++;
|
||||
}
|
||||
|
||||
pr_info("FPGA IRQ chip %d \"%s\" @ %p, %u irqs\n",
|
||||
fpga_irq_id, name, base, f->used_irqs);
|
||||
|
||||
fpga_irq_id++;
|
||||
}
|
||||
|
||||
#ifdef CONFIG_OF
|
||||
|
|
@ -193,18 +194,11 @@ int __init fpga_irq_of_init(struct device_node *node,
|
|||
if (of_property_read_u32(node, "valid-mask", &valid_mask))
|
||||
valid_mask = 0;
|
||||
|
||||
f = fpga_irq_prep_struct(base, node->name, valid_mask);
|
||||
if (!f)
|
||||
return -ENOMEM;
|
||||
fpga_irq_init(base, node->name, 0, -1, valid_mask, node);
|
||||
|
||||
writel(clear_mask, base + IRQ_ENABLE_CLEAR);
|
||||
writel(clear_mask, base + FIQ_ENABLE_CLEAR);
|
||||
|
||||
f->domain = irq_domain_add_linear(node, fls(valid_mask), &fpga_irqdomain_ops, f);
|
||||
f->used_irqs = hweight32(valid_mask);
|
||||
|
||||
pr_info("FPGA IRQ chip %d \"%s\" @ %p, %u irqs\n",
|
||||
fpga_irq_id, node->name, base, f->used_irqs);
|
||||
return 0;
|
||||
}
|
||||
#endif
|
||||
Loading…
Reference in New Issue