Merge branch 'clk-const' into clk-next
* clk-const: clk: make clk_init_data const clk: imx: make clk_ops const clk: mmp: make clk_ops const clk: hisilicon: make clk_ops const clk: mxs: make clk_ops const clk: sirf: make clk_ops const clk: spear: make clk_ops const CLK: SPEAr: make aux_clk_masks structures const CLK: SPEAr: make structure field and function argument as const
This commit is contained in:
commit
ed9c62f75a
|
@ -82,7 +82,7 @@ static const struct clk_ops twl6040_pdmclk_ops = {
|
|||
.recalc_rate = twl6040_pdmclk_recalc_rate,
|
||||
};
|
||||
|
||||
static struct clk_init_data twl6040_pdmclk_init = {
|
||||
static const struct clk_init_data twl6040_pdmclk_init = {
|
||||
.name = "pdmclk",
|
||||
.ops = &twl6040_pdmclk_ops,
|
||||
.flags = CLK_GET_RATE_NOCACHE,
|
||||
|
|
|
@ -52,7 +52,7 @@ static const struct clk_ops wm831x_xtal_ops = {
|
|||
.recalc_rate = wm831x_xtal_recalc_rate,
|
||||
};
|
||||
|
||||
static struct clk_init_data wm831x_xtal_init = {
|
||||
static const struct clk_init_data wm831x_xtal_init = {
|
||||
.name = "xtal",
|
||||
.ops = &wm831x_xtal_ops,
|
||||
};
|
||||
|
@ -225,7 +225,7 @@ static const struct clk_ops wm831x_fll_ops = {
|
|||
.get_parent = wm831x_fll_get_parent,
|
||||
};
|
||||
|
||||
static struct clk_init_data wm831x_fll_init = {
|
||||
static const struct clk_init_data wm831x_fll_init = {
|
||||
.name = "fll",
|
||||
.ops = &wm831x_fll_ops,
|
||||
.parent_names = wm831x_fll_parents,
|
||||
|
@ -338,7 +338,7 @@ static const struct clk_ops wm831x_clkout_ops = {
|
|||
.set_parent = wm831x_clkout_set_parent,
|
||||
};
|
||||
|
||||
static struct clk_init_data wm831x_clkout_init = {
|
||||
static const struct clk_init_data wm831x_clkout_init = {
|
||||
.name = "clkout",
|
||||
.ops = &wm831x_clkout_ops,
|
||||
.parent_names = wm831x_clkout_parents,
|
||||
|
|
|
@ -415,7 +415,7 @@ static int mmc_clk_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
return mmc_clk_set_timing(hw, rate);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_mmc_ops = {
|
||||
static const struct clk_ops clk_mmc_ops = {
|
||||
.prepare = mmc_clk_prepare,
|
||||
.determine_rate = mmc_clk_determine_rate,
|
||||
.set_rate = mmc_clk_set_rate,
|
||||
|
|
|
@ -208,7 +208,7 @@ static void clk_ether_unprepare(struct clk_hw *hw)
|
|||
writel_relaxed(val, clk->ctrl_reg);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_ether_ops = {
|
||||
static const struct clk_ops clk_ether_ops = {
|
||||
.prepare = clk_ether_prepare,
|
||||
.unprepare = clk_ether_unprepare,
|
||||
};
|
||||
|
@ -247,7 +247,7 @@ static void clk_complex_disable(struct clk_hw *hw)
|
|||
writel_relaxed(val, clk->phy_reg);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_complex_ops = {
|
||||
static const struct clk_ops clk_complex_ops = {
|
||||
.enable = clk_complex_enable,
|
||||
.disable = clk_complex_disable,
|
||||
};
|
||||
|
|
|
@ -88,7 +88,7 @@ static int clkgate_separated_is_enabled(struct clk_hw *hw)
|
|||
return reg ? 1 : 0;
|
||||
}
|
||||
|
||||
static struct clk_ops clkgate_separated_ops = {
|
||||
static const struct clk_ops clkgate_separated_ops = {
|
||||
.enable = clkgate_separated_enable,
|
||||
.disable = clkgate_separated_disable,
|
||||
.is_enabled = clkgate_separated_is_enabled,
|
||||
|
|
|
@ -72,7 +72,7 @@ static int clk_busy_divider_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
return ret;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_busy_divider_ops = {
|
||||
static const struct clk_ops clk_busy_divider_ops = {
|
||||
.recalc_rate = clk_busy_divider_recalc_rate,
|
||||
.round_rate = clk_busy_divider_round_rate,
|
||||
.set_rate = clk_busy_divider_set_rate,
|
||||
|
@ -147,7 +147,7 @@ static int clk_busy_mux_set_parent(struct clk_hw *hw, u8 index)
|
|||
return ret;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_busy_mux_ops = {
|
||||
static const struct clk_ops clk_busy_mux_ops = {
|
||||
.get_parent = clk_busy_mux_get_parent,
|
||||
.set_parent = clk_busy_mux_set_parent,
|
||||
};
|
||||
|
|
|
@ -118,7 +118,7 @@ static void clk_gate2_disable_unused(struct clk_hw *hw)
|
|||
spin_unlock_irqrestore(gate->lock, flags);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_gate2_ops = {
|
||||
static const struct clk_ops clk_gate2_ops = {
|
||||
.enable = clk_gate2_enable,
|
||||
.disable = clk_gate2_disable,
|
||||
.disable_unused = clk_gate2_disable_unused,
|
||||
|
|
|
@ -106,7 +106,7 @@ static unsigned long clk_pllv1_recalc_rate(struct clk_hw *hw,
|
|||
return ull;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_pllv1_ops = {
|
||||
static const struct clk_ops clk_pllv1_ops = {
|
||||
.recalc_rate = clk_pllv1_recalc_rate,
|
||||
};
|
||||
|
||||
|
|
|
@ -226,7 +226,7 @@ static void clk_pllv2_unprepare(struct clk_hw *hw)
|
|||
__raw_writel(reg, pllbase + MXC_PLL_DP_CTL);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_pllv2_ops = {
|
||||
static const struct clk_ops clk_pllv2_ops = {
|
||||
.prepare = clk_pllv2_prepare,
|
||||
.unprepare = clk_pllv2_unprepare,
|
||||
.recalc_rate = clk_pllv2_recalc_rate,
|
||||
|
|
|
@ -114,7 +114,7 @@ static void clk_apbc_unprepare(struct clk_hw *hw)
|
|||
spin_unlock_irqrestore(apbc->lock, flags);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_apbc_ops = {
|
||||
static const struct clk_ops clk_apbc_ops = {
|
||||
.prepare = clk_apbc_prepare,
|
||||
.unprepare = clk_apbc_unprepare,
|
||||
};
|
||||
|
|
|
@ -60,7 +60,7 @@ static void clk_apmu_disable(struct clk_hw *hw)
|
|||
spin_unlock_irqrestore(apmu->lock, flags);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_apmu_ops = {
|
||||
static const struct clk_ops clk_apmu_ops = {
|
||||
.enable = clk_apmu_enable,
|
||||
.disable = clk_apmu_disable,
|
||||
};
|
||||
|
|
|
@ -149,7 +149,7 @@ static void clk_factor_init(struct clk_hw *hw)
|
|||
spin_unlock_irqrestore(factor->lock, flags);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_factor_ops = {
|
||||
static const struct clk_ops clk_factor_ops = {
|
||||
.recalc_rate = clk_factor_recalc_rate,
|
||||
.round_rate = clk_factor_round_rate,
|
||||
.set_rate = clk_factor_set_rate,
|
||||
|
|
|
@ -67,7 +67,7 @@ static int clk_div_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
return ret;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_div_ops = {
|
||||
static const struct clk_ops clk_div_ops = {
|
||||
.recalc_rate = clk_div_recalc_rate,
|
||||
.round_rate = clk_div_round_rate,
|
||||
.set_rate = clk_div_set_rate,
|
||||
|
|
|
@ -107,7 +107,7 @@ static int clk_frac_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
return mxs_clk_wait(frac->reg, frac->busy);
|
||||
}
|
||||
|
||||
static struct clk_ops clk_frac_ops = {
|
||||
static const struct clk_ops clk_frac_ops = {
|
||||
.recalc_rate = clk_frac_recalc_rate,
|
||||
.round_rate = clk_frac_round_rate,
|
||||
.set_rate = clk_frac_set_rate,
|
||||
|
|
|
@ -42,7 +42,7 @@ static struct clk_dmn clk_mmc45 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_nand_init = {
|
||||
static const struct clk_init_data clk_nand_init = {
|
||||
.name = "nand",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
|
|
@ -392,7 +392,7 @@ static const char * const pll_clk_parents[] = {
|
|||
"xin",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_cpupll_init = {
|
||||
static const struct clk_init_data clk_cpupll_init = {
|
||||
.name = "cpupll_vco",
|
||||
.ops = &ab_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -406,7 +406,7 @@ static struct clk_pll clk_cpupll = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_mempll_init = {
|
||||
static const struct clk_init_data clk_mempll_init = {
|
||||
.name = "mempll_vco",
|
||||
.ops = &ab_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -420,7 +420,7 @@ static struct clk_pll clk_mempll = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_sys0pll_init = {
|
||||
static const struct clk_init_data clk_sys0pll_init = {
|
||||
.name = "sys0pll_vco",
|
||||
.ops = &ab_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -434,7 +434,7 @@ static struct clk_pll clk_sys0pll = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_sys1pll_init = {
|
||||
static const struct clk_init_data clk_sys1pll_init = {
|
||||
.name = "sys1pll_vco",
|
||||
.ops = &ab_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -448,7 +448,7 @@ static struct clk_pll clk_sys1pll = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_sys2pll_init = {
|
||||
static const struct clk_init_data clk_sys2pll_init = {
|
||||
.name = "sys2pll_vco",
|
||||
.ops = &ab_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -462,7 +462,7 @@ static struct clk_pll clk_sys2pll = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_sys3pll_init = {
|
||||
static const struct clk_init_data clk_sys3pll_init = {
|
||||
.name = "sys3pll_vco",
|
||||
.ops = &ab_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -596,7 +596,7 @@ static const char * const audiodto_clk_parents[] = {
|
|||
"sys3pll_clk1",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_audiodto_init = {
|
||||
static const struct clk_init_data clk_audiodto_init = {
|
||||
.name = "audio_dto",
|
||||
.ops = &dto_ops,
|
||||
.parent_names = audiodto_clk_parents,
|
||||
|
@ -617,7 +617,7 @@ static const char * const disp0dto_clk_parents[] = {
|
|||
"sys3pll_clk1",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_disp0dto_init = {
|
||||
static const struct clk_init_data clk_disp0dto_init = {
|
||||
.name = "disp0_dto",
|
||||
.ops = &dto_ops,
|
||||
.parent_names = disp0dto_clk_parents,
|
||||
|
@ -638,7 +638,7 @@ static const char * const disp1dto_clk_parents[] = {
|
|||
"sys3pll_clk1",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_disp1dto_init = {
|
||||
static const struct clk_init_data clk_disp1dto_init = {
|
||||
.name = "disp1_dto",
|
||||
.ops = &dto_ops,
|
||||
.parent_names = disp1dto_clk_parents,
|
||||
|
|
|
@ -184,7 +184,7 @@ static unsigned long cpu_clk_recalc_rate(struct clk_hw *hw,
|
|||
return clk_hw_get_rate(parent_clk);
|
||||
}
|
||||
|
||||
static struct clk_ops std_pll_ops = {
|
||||
static const struct clk_ops std_pll_ops = {
|
||||
.recalc_rate = pll_clk_recalc_rate,
|
||||
.round_rate = pll_clk_round_rate,
|
||||
.set_rate = pll_clk_set_rate,
|
||||
|
@ -194,21 +194,21 @@ static const char * const pll_clk_parents[] = {
|
|||
"osc",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_pll1_init = {
|
||||
static const struct clk_init_data clk_pll1_init = {
|
||||
.name = "pll1",
|
||||
.ops = &std_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
.num_parents = ARRAY_SIZE(pll_clk_parents),
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_pll2_init = {
|
||||
static const struct clk_init_data clk_pll2_init = {
|
||||
.name = "pll2",
|
||||
.ops = &std_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
.num_parents = ARRAY_SIZE(pll_clk_parents),
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_pll3_init = {
|
||||
static const struct clk_init_data clk_pll3_init = {
|
||||
.name = "pll3",
|
||||
.ops = &std_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -265,13 +265,13 @@ static unsigned long usb_pll_clk_recalc_rate(struct clk_hw *hw, unsigned long pa
|
|||
return (reg & SIRFSOC_USBPHY_PLL_BYPASS) ? parent_rate : 48*MHZ;
|
||||
}
|
||||
|
||||
static struct clk_ops usb_pll_ops = {
|
||||
static const struct clk_ops usb_pll_ops = {
|
||||
.enable = usb_pll_clk_enable,
|
||||
.disable = usb_pll_clk_disable,
|
||||
.recalc_rate = usb_pll_clk_recalc_rate,
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_usb_pll_init = {
|
||||
static const struct clk_init_data clk_usb_pll_init = {
|
||||
.name = "usb_pll",
|
||||
.ops = &usb_pll_ops,
|
||||
.parent_names = pll_clk_parents,
|
||||
|
@ -437,7 +437,7 @@ static int cpu_clk_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
return ret2 ? ret2 : ret1;
|
||||
}
|
||||
|
||||
static struct clk_ops msi_ops = {
|
||||
static const struct clk_ops msi_ops = {
|
||||
.set_rate = dmn_clk_set_rate,
|
||||
.round_rate = dmn_clk_round_rate,
|
||||
.recalc_rate = dmn_clk_recalc_rate,
|
||||
|
@ -445,7 +445,7 @@ static struct clk_ops msi_ops = {
|
|||
.get_parent = dmn_clk_get_parent,
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_mem_init = {
|
||||
static const struct clk_init_data clk_mem_init = {
|
||||
.name = "mem",
|
||||
.ops = &msi_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -459,7 +459,7 @@ static struct clk_dmn clk_mem = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_sys_init = {
|
||||
static const struct clk_init_data clk_sys_init = {
|
||||
.name = "sys",
|
||||
.ops = &msi_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -474,7 +474,7 @@ static struct clk_dmn clk_sys = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_io_init = {
|
||||
static const struct clk_init_data clk_io_init = {
|
||||
.name = "io",
|
||||
.ops = &msi_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -488,7 +488,7 @@ static struct clk_dmn clk_io = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_ops cpu_ops = {
|
||||
static const struct clk_ops cpu_ops = {
|
||||
.set_parent = dmn_clk_set_parent,
|
||||
.get_parent = dmn_clk_get_parent,
|
||||
.set_rate = cpu_clk_set_rate,
|
||||
|
@ -496,7 +496,7 @@ static struct clk_ops cpu_ops = {
|
|||
.recalc_rate = cpu_clk_recalc_rate,
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_cpu_init = {
|
||||
static const struct clk_init_data clk_cpu_init = {
|
||||
.name = "cpu",
|
||||
.ops = &cpu_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -511,7 +511,7 @@ static struct clk_dmn clk_cpu = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_ops dmn_ops = {
|
||||
static const struct clk_ops dmn_ops = {
|
||||
.is_enabled = std_clk_is_enabled,
|
||||
.enable = std_clk_enable,
|
||||
.disable = std_clk_disable,
|
||||
|
@ -524,7 +524,7 @@ static struct clk_ops dmn_ops = {
|
|||
|
||||
/* dsp, gfx, mm, lcd and vpp domain */
|
||||
|
||||
static struct clk_init_data clk_dsp_init = {
|
||||
static const struct clk_init_data clk_dsp_init = {
|
||||
.name = "dsp",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -539,7 +539,7 @@ static struct clk_dmn clk_dsp = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_gfx_init = {
|
||||
static const struct clk_init_data clk_gfx_init = {
|
||||
.name = "gfx",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -554,7 +554,7 @@ static struct clk_dmn clk_gfx = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_mm_init = {
|
||||
static const struct clk_init_data clk_mm_init = {
|
||||
.name = "mm",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -574,7 +574,7 @@ static struct clk_dmn clk_mm = {
|
|||
*/
|
||||
#define clk_gfx2d clk_mm
|
||||
|
||||
static struct clk_init_data clk_lcd_init = {
|
||||
static const struct clk_init_data clk_lcd_init = {
|
||||
.name = "lcd",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -589,7 +589,7 @@ static struct clk_dmn clk_lcd = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_vpp_init = {
|
||||
static const struct clk_init_data clk_vpp_init = {
|
||||
.name = "vpp",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -604,21 +604,21 @@ static struct clk_dmn clk_vpp = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_mmc01_init = {
|
||||
static const struct clk_init_data clk_mmc01_init = {
|
||||
.name = "mmc01",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
.num_parents = ARRAY_SIZE(dmn_clk_parents),
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_mmc23_init = {
|
||||
static const struct clk_init_data clk_mmc23_init = {
|
||||
.name = "mmc23",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
.num_parents = ARRAY_SIZE(dmn_clk_parents),
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_mmc45_init = {
|
||||
static const struct clk_init_data clk_mmc45_init = {
|
||||
.name = "mmc45",
|
||||
.ops = &dmn_ops,
|
||||
.parent_names = dmn_clk_parents,
|
||||
|
@ -679,13 +679,13 @@ static const char * const std_clk_io_parents[] = {
|
|||
"io",
|
||||
};
|
||||
|
||||
static struct clk_ops ios_ops = {
|
||||
static const struct clk_ops ios_ops = {
|
||||
.is_enabled = std_clk_is_enabled,
|
||||
.enable = std_clk_enable,
|
||||
.disable = std_clk_disable,
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_cphif_init = {
|
||||
static const struct clk_init_data clk_cphif_init = {
|
||||
.name = "cphif",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -699,7 +699,7 @@ static struct clk_std clk_cphif = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_dmac0_init = {
|
||||
static const struct clk_init_data clk_dmac0_init = {
|
||||
.name = "dmac0",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -713,7 +713,7 @@ static struct clk_std clk_dmac0 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_dmac1_init = {
|
||||
static const struct clk_init_data clk_dmac1_init = {
|
||||
.name = "dmac1",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -727,7 +727,7 @@ static struct clk_std clk_dmac1 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_audio_init = {
|
||||
static const struct clk_init_data clk_audio_init = {
|
||||
.name = "audio",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -741,7 +741,7 @@ static struct clk_std clk_audio = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_uart0_init = {
|
||||
static const struct clk_init_data clk_uart0_init = {
|
||||
.name = "uart0",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -755,7 +755,7 @@ static struct clk_std clk_uart0 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_uart1_init = {
|
||||
static const struct clk_init_data clk_uart1_init = {
|
||||
.name = "uart1",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -769,7 +769,7 @@ static struct clk_std clk_uart1 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_uart2_init = {
|
||||
static const struct clk_init_data clk_uart2_init = {
|
||||
.name = "uart2",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -783,7 +783,7 @@ static struct clk_std clk_uart2 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_usp0_init = {
|
||||
static const struct clk_init_data clk_usp0_init = {
|
||||
.name = "usp0",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -797,7 +797,7 @@ static struct clk_std clk_usp0 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_usp1_init = {
|
||||
static const struct clk_init_data clk_usp1_init = {
|
||||
.name = "usp1",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -811,7 +811,7 @@ static struct clk_std clk_usp1 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_usp2_init = {
|
||||
static const struct clk_init_data clk_usp2_init = {
|
||||
.name = "usp2",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -825,7 +825,7 @@ static struct clk_std clk_usp2 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_vip_init = {
|
||||
static const struct clk_init_data clk_vip_init = {
|
||||
.name = "vip",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -839,7 +839,7 @@ static struct clk_std clk_vip = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_spi0_init = {
|
||||
static const struct clk_init_data clk_spi0_init = {
|
||||
.name = "spi0",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -853,7 +853,7 @@ static struct clk_std clk_spi0 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_spi1_init = {
|
||||
static const struct clk_init_data clk_spi1_init = {
|
||||
.name = "spi1",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -867,7 +867,7 @@ static struct clk_std clk_spi1 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_tsc_init = {
|
||||
static const struct clk_init_data clk_tsc_init = {
|
||||
.name = "tsc",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -881,7 +881,7 @@ static struct clk_std clk_tsc = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_i2c0_init = {
|
||||
static const struct clk_init_data clk_i2c0_init = {
|
||||
.name = "i2c0",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -895,7 +895,7 @@ static struct clk_std clk_i2c0 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_i2c1_init = {
|
||||
static const struct clk_init_data clk_i2c1_init = {
|
||||
.name = "i2c1",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -909,7 +909,7 @@ static struct clk_std clk_i2c1 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_pwmc_init = {
|
||||
static const struct clk_init_data clk_pwmc_init = {
|
||||
.name = "pwmc",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -923,7 +923,7 @@ static struct clk_std clk_pwmc = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_efuse_init = {
|
||||
static const struct clk_init_data clk_efuse_init = {
|
||||
.name = "efuse",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -937,7 +937,7 @@ static struct clk_std clk_efuse = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_pulse_init = {
|
||||
static const struct clk_init_data clk_pulse_init = {
|
||||
.name = "pulse",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -955,7 +955,7 @@ static const char * const std_clk_dsp_parents[] = {
|
|||
"dsp",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_gps_init = {
|
||||
static const struct clk_init_data clk_gps_init = {
|
||||
.name = "gps",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_dsp_parents,
|
||||
|
@ -969,7 +969,7 @@ static struct clk_std clk_gps = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_mf_init = {
|
||||
static const struct clk_init_data clk_mf_init = {
|
||||
.name = "mf",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
@ -987,7 +987,7 @@ static const char * const std_clk_sys_parents[] = {
|
|||
"sys",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_security_init = {
|
||||
static const struct clk_init_data clk_security_init = {
|
||||
.name = "security",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_sys_parents,
|
||||
|
@ -1005,7 +1005,7 @@ static const char * const std_clk_usb_parents[] = {
|
|||
"usb_pll",
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_usb0_init = {
|
||||
static const struct clk_init_data clk_usb0_init = {
|
||||
.name = "usb0",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_usb_parents,
|
||||
|
@ -1019,7 +1019,7 @@ static struct clk_std clk_usb0 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_usb1_init = {
|
||||
static const struct clk_init_data clk_usb1_init = {
|
||||
.name = "usb1",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_usb_parents,
|
||||
|
|
|
@ -42,7 +42,7 @@ static struct clk_dmn clk_mmc45 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct clk_init_data clk_nand_init = {
|
||||
static const struct clk_init_data clk_nand_init = {
|
||||
.name = "nand",
|
||||
.ops = &ios_ops,
|
||||
.parent_names = std_clk_io_parents,
|
||||
|
|
|
@ -29,7 +29,7 @@
|
|||
|
||||
#define to_clk_aux(_hw) container_of(_hw, struct clk_aux, hw)
|
||||
|
||||
static struct aux_clk_masks default_aux_masks = {
|
||||
static const struct aux_clk_masks default_aux_masks = {
|
||||
.eq_sel_mask = AUX_EQ_SEL_MASK,
|
||||
.eq_sel_shift = AUX_EQ_SEL_SHIFT,
|
||||
.eq1_mask = AUX_EQ1_SEL,
|
||||
|
@ -128,7 +128,7 @@ static int clk_aux_set_rate(struct clk_hw *hw, unsigned long drate,
|
|||
return 0;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_aux_ops = {
|
||||
static const struct clk_ops clk_aux_ops = {
|
||||
.recalc_rate = clk_aux_recalc_rate,
|
||||
.round_rate = clk_aux_round_rate,
|
||||
.set_rate = clk_aux_set_rate,
|
||||
|
@ -136,7 +136,7 @@ static struct clk_ops clk_aux_ops = {
|
|||
|
||||
struct clk *clk_register_aux(const char *aux_name, const char *gate_name,
|
||||
const char *parent_name, unsigned long flags, void __iomem *reg,
|
||||
struct aux_clk_masks *masks, struct aux_rate_tbl *rtbl,
|
||||
const struct aux_clk_masks *masks, struct aux_rate_tbl *rtbl,
|
||||
u8 rtbl_cnt, spinlock_t *lock, struct clk **gate_clk)
|
||||
{
|
||||
struct clk_aux *aux;
|
||||
|
|
|
@ -116,7 +116,7 @@ static int clk_frac_set_rate(struct clk_hw *hw, unsigned long drate,
|
|||
return 0;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_frac_ops = {
|
||||
static const struct clk_ops clk_frac_ops = {
|
||||
.recalc_rate = clk_frac_recalc_rate,
|
||||
.round_rate = clk_frac_round_rate,
|
||||
.set_rate = clk_frac_set_rate,
|
||||
|
|
|
@ -105,7 +105,7 @@ static int clk_gpt_set_rate(struct clk_hw *hw, unsigned long drate,
|
|||
return 0;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_gpt_ops = {
|
||||
static const struct clk_ops clk_gpt_ops = {
|
||||
.recalc_rate = clk_gpt_recalc_rate,
|
||||
.round_rate = clk_gpt_round_rate,
|
||||
.set_rate = clk_gpt_set_rate,
|
||||
|
|
|
@ -165,7 +165,7 @@ static int clk_pll_set_rate(struct clk_hw *hw, unsigned long drate,
|
|||
return 0;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_pll_ops = {
|
||||
static const struct clk_ops clk_pll_ops = {
|
||||
.recalc_rate = clk_pll_recalc_rate,
|
||||
.round_rate = clk_pll_round_rate,
|
||||
.set_rate = clk_pll_set_rate,
|
||||
|
@ -266,7 +266,7 @@ static int clk_vco_set_rate(struct clk_hw *hw, unsigned long drate,
|
|||
return 0;
|
||||
}
|
||||
|
||||
static struct clk_ops clk_vco_ops = {
|
||||
static const struct clk_ops clk_vco_ops = {
|
||||
.recalc_rate = clk_vco_recalc_rate,
|
||||
.round_rate = clk_vco_round_rate,
|
||||
.set_rate = clk_vco_set_rate,
|
||||
|
|
|
@ -49,7 +49,7 @@ struct aux_rate_tbl {
|
|||
struct clk_aux {
|
||||
struct clk_hw hw;
|
||||
void __iomem *reg;
|
||||
struct aux_clk_masks *masks;
|
||||
const struct aux_clk_masks *masks;
|
||||
struct aux_rate_tbl *rtbl;
|
||||
u8 rtbl_cnt;
|
||||
spinlock_t *lock;
|
||||
|
@ -112,7 +112,7 @@ typedef unsigned long (*clk_calc_rate)(struct clk_hw *hw, unsigned long prate,
|
|||
/* clk register routines */
|
||||
struct clk *clk_register_aux(const char *aux_name, const char *gate_name,
|
||||
const char *parent_name, unsigned long flags, void __iomem *reg,
|
||||
struct aux_clk_masks *masks, struct aux_rate_tbl *rtbl,
|
||||
const struct aux_clk_masks *masks, struct aux_rate_tbl *rtbl,
|
||||
u8 rtbl_cnt, spinlock_t *lock, struct clk **gate_clk);
|
||||
struct clk *clk_register_frac(const char *name, const char *parent_name,
|
||||
unsigned long flags, void __iomem *reg,
|
||||
|
|
|
@ -284,7 +284,7 @@ static struct frac_rate_tbl clcd_rtbl[] = {
|
|||
};
|
||||
|
||||
/* i2s prescaler1 masks */
|
||||
static struct aux_clk_masks i2s_prs1_masks = {
|
||||
static const struct aux_clk_masks i2s_prs1_masks = {
|
||||
.eq_sel_mask = AUX_EQ_SEL_MASK,
|
||||
.eq_sel_shift = SPEAR1310_I2S_PRS1_EQ_SEL_SHIFT,
|
||||
.eq1_mask = AUX_EQ1_SEL,
|
||||
|
|
|
@ -323,7 +323,7 @@ static struct frac_rate_tbl clcd_rtbl[] = {
|
|||
};
|
||||
|
||||
/* i2s prescaler1 masks */
|
||||
static struct aux_clk_masks i2s_prs1_masks = {
|
||||
static const struct aux_clk_masks i2s_prs1_masks = {
|
||||
.eq_sel_mask = AUX_EQ_SEL_MASK,
|
||||
.eq_sel_shift = SPEAR1340_I2S_PRS1_EQ_SEL_SHIFT,
|
||||
.eq1_mask = AUX_EQ1_SEL,
|
||||
|
|
Loading…
Reference in New Issue