hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Mark a few variables __read_mostly. 

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Ralf Baechle 2005-07-13 11:48:45 +00:00
parent cc61c1fede
commit ec74e361f1
3 changed files with 18 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
arch/mips/kernel/setup.c
View File

@ -37,12 +37,13 @@
#include <asm/addrspace.h> #include <asm/addrspace.h>
#include <asm/bootinfo.h> #include <asm/bootinfo.h>
#include <asm/cache.h>
#include <asm/cpu.h> #include <asm/cpu.h>
#include <asm/sections.h> #include <asm/sections.h>
#include <asm/setup.h> #include <asm/setup.h>
#include <asm/system.h> #include <asm/system.h>
struct cpuinfo_mips cpu_data[NR_CPUS]; struct cpuinfo_mips cpu_data[NR_CPUS] __read_mostly;
EXPORT_SYMBOL(cpu_data); EXPORT_SYMBOL(cpu_data);
@ -62,8 +63,8 @@ EXPORT_SYMBOL(PCI_DMA_BUS_IS_PHYS);
* *
* These are initialized so they are in the .data section * These are initialized so they are in the .data section
*/ */
unsigned long mips_machtype = MACH_UNKNOWN; unsigned long mips_machtype __read_mostly = MACH_UNKNOWN;
unsigned long mips_machgroup = MACH_GROUP_UNKNOWN; unsigned long mips_machgroup __read_mostly = MACH_GROUP_UNKNOWN;
EXPORT_SYMBOL(mips_machtype); EXPORT_SYMBOL(mips_machtype);
EXPORT_SYMBOL(mips_machgroup); EXPORT_SYMBOL(mips_machgroup);
@ -77,7 +78,7 @@ static char command_line[CL_SIZE];
* mips_io_port_base is the begin of the address space to which x86 style * mips_io_port_base is the begin of the address space to which x86 style
* I/O ports are mapped. * I/O ports are mapped.
*/ */
const unsigned long mips_io_port_base = -1; const unsigned long mips_io_port_base __read_mostly = -1;
EXPORT_SYMBOL(mips_io_port_base); EXPORT_SYMBOL(mips_io_port_base);
/* /*

9
arch/mips/kernel/time.c
View File

@ -25,6 +25,7 @@
#include <linux/module.h> #include <linux/module.h>
#include <asm/bootinfo.h> #include <asm/bootinfo.h>
#include <asm/cache.h>
#include <asm/compiler.h> #include <asm/compiler.h>
#include <asm/cpu.h> #include <asm/cpu.h>
#include <asm/cpu-features.h> #include <asm/cpu-features.h>
@ -76,7 +77,7 @@ int (*rtc_set_mmss)(unsigned long);
static unsigned int sll32_usecs_per_cycle; static unsigned int sll32_usecs_per_cycle;
/* how many counter cycles in a jiffy */ /* how many counter cycles in a jiffy */
static unsigned long cycles_per_jiffy; static unsigned long cycles_per_jiffy __read_mostly;
/* Cycle counter value at the previous timer interrupt.. */ /* Cycle counter value at the previous timer interrupt.. */
static unsigned int timerhi, timerlo; static unsigned int timerhi, timerlo;
@ -98,7 +99,10 @@ static unsigned int null_hpt_read(void)
return 0; return 0;
} }
static void null_hpt_init(unsigned int count) { /* nothing */ } static void null_hpt_init(unsigned int count)
{
/* nothing */
}
/* /*
@ -224,7 +228,6 @@ int do_settimeofday(struct timespec *tv)
set_normalized_timespec(&wall_to_monotonic, wtm_sec, wtm_nsec); set_normalized_timespec(&wall_to_monotonic, wtm_sec, wtm_nsec);
ntp_clear(); ntp_clear();
write_sequnlock_irq(&xtime_lock); write_sequnlock_irq(&xtime_lock);
clock_was_set(); clock_was_set();
return 0; return 0;

8
arch/mips/mm/c-r4k.c
View File

@ -16,6 +16,7 @@
#include <asm/bcache.h> #include <asm/bcache.h>
#include <asm/bootinfo.h> #include <asm/bootinfo.h>
#include <asm/cache.h>
#include <asm/cacheops.h> #include <asm/cacheops.h>
#include <asm/cpu.h> #include <asm/cpu.h>
#include <asm/cpu-features.h> #include <asm/cpu-features.h>
@ -28,7 +29,12 @@
#include <asm/war.h> #include <asm/war.h>
#include <asm/cacheflush.h> /* for run_uncached() */ #include <asm/cacheflush.h> /* for run_uncached() */
static unsigned long icache_size, dcache_size, scache_size; /*
* Must die.
*/
static unsigned long icache_size __read_mostly;
static unsigned long dcache_size __read_mostly;
static unsigned long scache_size __read_mostly;
/* /*
* Dummy cache handling routines for machines without boardcaches * Dummy cache handling routines for machines without boardcaches