hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

drm/nouveau/fb/ramgt215: Transform GPIO ramfuc method from FBVREF-specific to generic 

In preparation of changing FBVDDQ, as observed on at least one GDDR3 card.
While at it, adhere to func.log[1] properly for consistency.

Signed-off-by: Roy Spliet <rspliet@eclipso.eu>
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
This commit is contained in:
Roy Spliet 2015-09-30 00:23:45 +01:00 committed by Ben Skeggs
parent b4f2bf33bb
commit e0a37f85fc
2 changed files with 19 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
drivers/gpu/drm/nouveau/nvkm/subdev/fb/ramgt215.c
View File

@ -34,9 +34,6 @@
#include <subdev/clk/gt215.h> #include <subdev/clk/gt215.h>
#include <subdev/gpio.h> #include <subdev/gpio.h>
/* XXX: Remove when memx gains GPIO support */
extern int nv50_gpio_location(int line, u32 *reg, u32 *shift);
struct gt215_ramfuc { struct gt215_ramfuc {
struct ramfuc base; struct ramfuc base;
struct ramfuc_reg r_0x001610; struct ramfuc_reg r_0x001610;
@ -75,7 +72,7 @@ struct gt215_ramfuc {
struct ramfuc_reg r_0x111400; struct ramfuc_reg r_0x111400;
struct ramfuc_reg r_0x611200; struct ramfuc_reg r_0x611200;
struct ramfuc_reg r_mr[4]; struct ramfuc_reg r_mr[4];
struct ramfuc_reg r_gpioFBVREF; struct ramfuc_reg r_gpio[4];
}; };
struct gt215_ltrain { struct gt215_ltrain {
@ -466,24 +463,27 @@ gt215_ram_lock_pll(struct gt215_ramfuc *fuc, struct gt215_clk_info *mclk)
} }
static void static void
gt215_ram_fbvref(struct gt215_ramfuc *fuc, u32 val) gt215_ram_gpio(struct gt215_ramfuc *fuc, u8 tag, u32 val)
{ {
struct nvkm_gpio *gpio = fuc->base.fb->subdev.device->gpio; struct nvkm_gpio *gpio = fuc->base.fb->subdev.device->gpio;
struct dcb_gpio_func func; struct dcb_gpio_func func;
u32 reg, sh, gpio_val; u32 reg, sh, gpio_val;
int ret; int ret;
if (nvkm_gpio_get(gpio, 0, 0x2e, DCB_GPIO_UNUSED) != val) { if (nvkm_gpio_get(gpio, 0, tag, DCB_GPIO_UNUSED) != val) {
ret = nvkm_gpio_find(gpio, 0, 0x2e, DCB_GPIO_UNUSED, &func); ret = nvkm_gpio_find(gpio, 0, tag, DCB_GPIO_UNUSED, &func);
if (ret) if (ret)
return; return;
nv50_gpio_location(func.line, &reg, &sh); reg = func.line >> 3;
gpio_val = ram_rd32(fuc, gpioFBVREF); sh = (func.line & 0x7) << 2;
gpio_val = ram_rd32(fuc, gpio[reg]);
if (gpio_val & (8 << sh)) if (gpio_val & (8 << sh))
val = !val; val = !val;
if (!(func.log[1] & 1))
val = !val;
ram_mask(fuc, gpioFBVREF, (0x3 << sh), ((val | 0x2) << sh)); ram_mask(fuc, gpio[reg], (0x3 << sh), ((val | 0x2) << sh));
ram_nsec(fuc, 20000); ram_nsec(fuc, 20000);
} }
} }
@ -642,8 +642,8 @@ gt215_ram_calc(struct nvkm_ram *base, u32 freq)
break; break;
} }
if (fuc->r_gpioFBVREF.addr && next->bios.timing_10_ODT) if (next->bios.timing_10_ODT)
gt215_ram_fbvref(fuc, 0); gt215_ram_gpio(fuc, 0x2e, 1);
/* Brace RAM for impact */ /* Brace RAM for impact */
ram_wr32(fuc, 0x1002d4, 0x00000001); ram_wr32(fuc, 0x1002d4, 0x00000001);
@ -809,8 +809,8 @@ gt215_ram_calc(struct nvkm_ram *base, u32 freq)
ram_mask(fuc, 0x100718, 0xffffffff, unk718); ram_mask(fuc, 0x100718, 0xffffffff, unk718);
ram_mask(fuc, 0x111100, 0xffffffff, r111100); ram_mask(fuc, 0x111100, 0xffffffff, r111100);
if (fuc->r_gpioFBVREF.addr && !next->bios.timing_10_ODT) if (!next->bios.timing_10_ODT)
gt215_ram_fbvref(fuc, 1); gt215_ram_gpio(fuc, 0x2e, 0);
/* Reset DLL */ /* Reset DLL */
if (!next->bios.ramcfg_DLLoff) if (!next->bios.ramcfg_DLLoff)
@ -919,10 +919,7 @@ gt215_ram_func = {
int int
gt215_ram_new(struct nvkm_fb *fb, struct nvkm_ram **pram) gt215_ram_new(struct nvkm_fb *fb, struct nvkm_ram **pram)
{ {
struct nvkm_gpio *gpio = fb->subdev.device->gpio;
struct dcb_gpio_func func;
struct gt215_ram *ram; struct gt215_ram *ram;
u32 reg, shift;
int ret, i; int ret, i;
if (!(ram = kzalloc(sizeof(*ram), GFP_KERNEL))) if (!(ram = kzalloc(sizeof(*ram), GFP_KERNEL)))
@ -981,12 +978,10 @@ gt215_ram_new(struct nvkm_fb *fb, struct nvkm_ram **pram)
ram->fuc.r_mr[2] = ramfuc_reg(0x1002e0); ram->fuc.r_mr[2] = ramfuc_reg(0x1002e0);
ram->fuc.r_mr[3] = ramfuc_reg(0x1002e4); ram->fuc.r_mr[3] = ramfuc_reg(0x1002e4);
} }
ram->fuc.r_gpio[0] = ramfuc_reg(0x00e104);
ret = nvkm_gpio_find(gpio, 0, 0x2e, DCB_GPIO_UNUSED, &func); ram->fuc.r_gpio[1] = ramfuc_reg(0x00e108);
if (ret == 0) { ram->fuc.r_gpio[2] = ramfuc_reg(0x00e120);
nv50_gpio_location(func.line, &reg, &shift); ram->fuc.r_gpio[3] = ramfuc_reg(0x00e124);
ram->fuc.r_gpioFBVREF = ramfuc_reg(reg);
}
return 0; return 0;
} }

2
drivers/gpu/drm/nouveau/nvkm/subdev/gpio/nv50.c
View File

@ -54,7 +54,7 @@ nv50_gpio_reset(struct nvkm_gpio *gpio, u8 match)
} }
} }
int static int
nv50_gpio_location(int line, u32 *reg, u32 *shift) nv50_gpio_location(int line, u32 *reg, u32 *shift)
{ {
const u32 nv50_gpio_reg[4] = { 0xe104, 0xe108, 0xe280, 0xe284 }; const u32 nv50_gpio_reg[4] = { 0xe104, 0xe108, 0xe280, 0xe284 };