Merge branch 'icc-rpm' into icc-next
This patch series merges support for AP-owned and bus QoS from SDM660 into common code (icc-rpm.c). MSM8916 and MSM8939 support code is extended to support these features. As I was touching these drivers, per Bjorn's suggestion expand DEFINE_QNODE macros (which makes adding QoS support much easier to review). * icc-rpm interconnect: icc-rpm: move bus clocks handling into qnoc_probe interconnect: sdm660: expand DEFINE_QNODE macros interconnect: sdm660: drop default/unused values interconnect: sdm660: merge common code into icc-rpm interconnect: icc-rpm: add support for QoS reg offset interconnect: msm8916: expand DEFINE_QNODE macros interconnect: msm8916: add support for AP-owned nodes interconnect: msm8939: expand DEFINE_QNODE macros interconnect: msm8939: add support for AP-owned nodes interconnect: qcs404: expand DEFINE_QNODE macros interconnect: qcom: drop DEFINE_QNODE macro Link: https://lore.kernel.org/r/20210903232421.1384199-1-dmitry.baryshkov@linaro.org Signed-off-by: Georgi Djakov <djakov@kernel.org>
This commit is contained in:
Georgi Djakov
commit
dfe14674bf
|
|
@ -11,11 +11,195 @@
|
|||
#include <linux/of_device.h>
|
||||
#include <linux/of_platform.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/regmap.h>
|
||||
#include <linux/slab.h>
|
||||
|
||||
#include "smd-rpm.h"
|
||||
#include "icc-rpm.h"
|
||||
|
||||
/* BIMC QoS */
|
||||
#define M_BKE_REG_BASE(n) (0x300 + (0x4000 * n))
|
||||
#define M_BKE_EN_ADDR(n) (M_BKE_REG_BASE(n))
|
||||
#define M_BKE_HEALTH_CFG_ADDR(i, n) (M_BKE_REG_BASE(n) + 0x40 + (0x4 * i))
|
||||
|
||||
#define M_BKE_HEALTH_CFG_LIMITCMDS_MASK 0x80000000
|
||||
#define M_BKE_HEALTH_CFG_AREQPRIO_MASK 0x300
|
||||
#define M_BKE_HEALTH_CFG_PRIOLVL_MASK 0x3
|
||||
#define M_BKE_HEALTH_CFG_AREQPRIO_SHIFT 0x8
|
||||
#define M_BKE_HEALTH_CFG_LIMITCMDS_SHIFT 0x1f
|
||||
|
||||
#define M_BKE_EN_EN_BMASK 0x1
|
||||
|
||||
/* NoC QoS */
|
||||
#define NOC_QOS_PRIORITYn_ADDR(n) (0x8 + (n * 0x1000))
|
||||
#define NOC_QOS_PRIORITY_P1_MASK 0xc
|
||||
#define NOC_QOS_PRIORITY_P0_MASK 0x3
|
||||
#define NOC_QOS_PRIORITY_P1_SHIFT 0x2
|
||||
|
||||
#define NOC_QOS_MODEn_ADDR(n) (0xc + (n * 0x1000))
|
||||
#define NOC_QOS_MODEn_MASK 0x3
|
||||
|
||||
static int qcom_icc_bimc_set_qos_health(struct qcom_icc_provider *qp,
|
||||
struct qcom_icc_qos *qos,
|
||||
int regnum)
|
||||
{
|
||||
u32 val;
|
||||
u32 mask;
|
||||
|
||||
val = qos->prio_level;
|
||||
mask = M_BKE_HEALTH_CFG_PRIOLVL_MASK;
|
||||
|
||||
val |= qos->areq_prio << M_BKE_HEALTH_CFG_AREQPRIO_SHIFT;
|
||||
mask |= M_BKE_HEALTH_CFG_AREQPRIO_MASK;
|
||||
|
||||
/* LIMITCMDS is not present on M_BKE_HEALTH_3 */
|
||||
if (regnum != 3) {
|
||||
val |= qos->limit_commands << M_BKE_HEALTH_CFG_LIMITCMDS_SHIFT;
|
||||
mask |= M_BKE_HEALTH_CFG_LIMITCMDS_MASK;
|
||||
}
|
||||
|
||||
return regmap_update_bits(qp->regmap,
|
||||
qp->qos_offset + M_BKE_HEALTH_CFG_ADDR(regnum, qos->qos_port),
|
||||
mask, val);
|
||||
}
|
||||
|
||||
static int qcom_icc_set_bimc_qos(struct icc_node *src, u64 max_bw)
|
||||
{
|
||||
struct qcom_icc_provider *qp;
|
||||
struct qcom_icc_node *qn;
|
||||
struct icc_provider *provider;
|
||||
u32 mode = NOC_QOS_MODE_BYPASS;
|
||||
u32 val = 0;
|
||||
int i, rc = 0;
|
||||
|
||||
qn = src->data;
|
||||
provider = src->provider;
|
||||
qp = to_qcom_provider(provider);
|
||||
|
||||
if (qn->qos.qos_mode != -1)
|
||||
mode = qn->qos.qos_mode;
|
||||
|
||||
/* QoS Priority: The QoS Health parameters are getting considered
|
||||
* only if we are NOT in Bypass Mode.
|
||||
*/
|
||||
if (mode != NOC_QOS_MODE_BYPASS) {
|
||||
for (i = 3; i >= 0; i--) {
|
||||
rc = qcom_icc_bimc_set_qos_health(qp,
|
||||
&qn->qos, i);
|
||||
if (rc)
|
||||
return rc;
|
||||
}
|
||||
|
||||
/* Set BKE_EN to 1 when Fixed, Regulator or Limiter Mode */
|
||||
val = 1;
|
||||
}
|
||||
|
||||
return regmap_update_bits(qp->regmap,
|
||||
qp->qos_offset + M_BKE_EN_ADDR(qn->qos.qos_port),
|
||||
M_BKE_EN_EN_BMASK, val);
|
||||
}
|
||||
|
||||
static int qcom_icc_noc_set_qos_priority(struct qcom_icc_provider *qp,
|
||||
struct qcom_icc_qos *qos)
|
||||
{
|
||||
u32 val;
|
||||
int rc;
|
||||
|
||||
/* Must be updated one at a time, P1 first, P0 last */
|
||||
val = qos->areq_prio << NOC_QOS_PRIORITY_P1_SHIFT;
|
||||
rc = regmap_update_bits(qp->regmap,
|
||||
qp->qos_offset + NOC_QOS_PRIORITYn_ADDR(qos->qos_port),
|
||||
NOC_QOS_PRIORITY_P1_MASK, val);
|
||||
if (rc)
|
||||
return rc;
|
||||
|
||||
return regmap_update_bits(qp->regmap,
|
||||
qp->qos_offset + NOC_QOS_PRIORITYn_ADDR(qos->qos_port),
|
||||
NOC_QOS_PRIORITY_P0_MASK, qos->prio_level);
|
||||
}
|
||||
|
||||
static int qcom_icc_set_noc_qos(struct icc_node *src, u64 max_bw)
|
||||
{
|
||||
struct qcom_icc_provider *qp;
|
||||
struct qcom_icc_node *qn;
|
||||
struct icc_provider *provider;
|
||||
u32 mode = NOC_QOS_MODE_BYPASS;
|
||||
int rc = 0;
|
||||
|
||||
qn = src->data;
|
||||
provider = src->provider;
|
||||
qp = to_qcom_provider(provider);
|
||||
|
||||
if (qn->qos.qos_port < 0) {
|
||||
dev_dbg(src->provider->dev,
|
||||
"NoC QoS: Skipping %s: vote aggregated on parent.\n",
|
||||
qn->name);
|
||||
return 0;
|
||||
}
|
||||
|
||||
if (qn->qos.qos_mode != -1)
|
||||
mode = qn->qos.qos_mode;
|
||||
|
||||
if (mode == NOC_QOS_MODE_FIXED) {
|
||||
dev_dbg(src->provider->dev, "NoC QoS: %s: Set Fixed mode\n",
|
||||
qn->name);
|
||||
rc = qcom_icc_noc_set_qos_priority(qp, &qn->qos);
|
||||
if (rc)
|
||||
return rc;
|
||||
} else if (mode == NOC_QOS_MODE_BYPASS) {
|
||||
dev_dbg(src->provider->dev, "NoC QoS: %s: Set Bypass mode\n",
|
||||
qn->name);
|
||||
}
|
||||
|
||||
return regmap_update_bits(qp->regmap,
|
||||
qp->qos_offset + NOC_QOS_MODEn_ADDR(qn->qos.qos_port),
|
||||
NOC_QOS_MODEn_MASK, mode);
|
||||
}
|
||||
|
||||
static int qcom_icc_qos_set(struct icc_node *node, u64 sum_bw)
|
||||
{
|
||||
struct qcom_icc_provider *qp = to_qcom_provider(node->provider);
|
||||
struct qcom_icc_node *qn = node->data;
|
||||
|
||||
dev_dbg(node->provider->dev, "Setting QoS for %s\n", qn->name);
|
||||
|
||||
if (qp->is_bimc_node)
|
||||
return qcom_icc_set_bimc_qos(node, sum_bw);
|
||||
|
||||
return qcom_icc_set_noc_qos(node, sum_bw);
|
||||
}
|
||||
|
||||
static int qcom_icc_rpm_set(int mas_rpm_id, int slv_rpm_id, u64 sum_bw)
|
||||
{
|
||||
int ret = 0;
|
||||
|
||||
if (mas_rpm_id != -1) {
|
||||
ret = qcom_icc_rpm_smd_send(QCOM_SMD_RPM_ACTIVE_STATE,
|
||||
RPM_BUS_MASTER_REQ,
|
||||
mas_rpm_id,
|
||||
sum_bw);
|
||||
if (ret) {
|
||||
pr_err("qcom_icc_rpm_smd_send mas %d error %d\n",
|
||||
mas_rpm_id, ret);
|
||||
return ret;
|
||||
}
|
||||
}
|
||||
|
||||
if (slv_rpm_id != -1) {
|
||||
ret = qcom_icc_rpm_smd_send(QCOM_SMD_RPM_ACTIVE_STATE,
|
||||
RPM_BUS_SLAVE_REQ,
|
||||
slv_rpm_id,
|
||||
sum_bw);
|
||||
if (ret) {
|
||||
pr_err("qcom_icc_rpm_smd_send slv %d error %d\n",
|
||||
slv_rpm_id, ret);
|
||||
return ret;
|
||||
}
|
||||
}
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
||||
static int qcom_icc_set(struct icc_node *src, struct icc_node *dst)
|
||||
{
|
||||
struct qcom_icc_provider *qp;
|
||||
|
|
@ -40,29 +224,16 @@ static int qcom_icc_set(struct icc_node *src, struct icc_node *dst)
|
|||
sum_bw = icc_units_to_bps(agg_avg);
|
||||
max_peak_bw = icc_units_to_bps(agg_peak);
|
||||
|
||||
/* send bandwidth request message to the RPM processor */
|
||||
if (qn->mas_rpm_id != -1) {
|
||||
ret = qcom_icc_rpm_smd_send(QCOM_SMD_RPM_ACTIVE_STATE,
|
||||
RPM_BUS_MASTER_REQ,
|
||||
qn->mas_rpm_id,
|
||||
sum_bw);
|
||||
if (ret) {
|
||||
pr_err("qcom_icc_rpm_smd_send mas %d error %d\n",
|
||||
qn->mas_rpm_id, ret);
|
||||
if (!qn->qos.ap_owned) {
|
||||
/* send bandwidth request message to the RPM processor */
|
||||
ret = qcom_icc_rpm_set(qn->mas_rpm_id, qn->slv_rpm_id, sum_bw);
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
}
|
||||
|
||||
if (qn->slv_rpm_id != -1) {
|
||||
ret = qcom_icc_rpm_smd_send(QCOM_SMD_RPM_ACTIVE_STATE,
|
||||
RPM_BUS_SLAVE_REQ,
|
||||
qn->slv_rpm_id,
|
||||
sum_bw);
|
||||
if (ret) {
|
||||
pr_err("qcom_icc_rpm_smd_send slv %d error %d\n",
|
||||
qn->slv_rpm_id, ret);
|
||||
} else if (qn->qos.qos_mode != -1) {
|
||||
/* set bandwidth directly from the AP */
|
||||
ret = qcom_icc_qos_set(src, sum_bw);
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
}
|
||||
|
||||
rate = max(sum_bw, max_peak_bw);
|
||||
|
|
@ -86,8 +257,11 @@ static int qcom_icc_set(struct icc_node *src, struct icc_node *dst)
|
|||
return 0;
|
||||
}
|
||||
|
||||
int qnoc_probe(struct platform_device *pdev, size_t cd_size, int cd_num,
|
||||
const struct clk_bulk_data *cd)
|
||||
static const char * const bus_clocks[] = {
|
||||
"bus", "bus_a",
|
||||
};
|
||||
|
||||
int qnoc_probe(struct platform_device *pdev)
|
||||
{
|
||||
struct device *dev = &pdev->dev;
|
||||
const struct qcom_icc_desc *desc;
|
||||
|
|
@ -97,6 +271,8 @@ int qnoc_probe(struct platform_device *pdev, size_t cd_size, int cd_num,
|
|||
struct qcom_icc_provider *qp;
|
||||
struct icc_node *node;
|
||||
size_t num_nodes, i;
|
||||
const char * const *cds;
|
||||
int cd_num;
|
||||
int ret;
|
||||
|
||||
/* wait for the RPM proxy */
|
||||
|
|
@ -110,7 +286,15 @@ int qnoc_probe(struct platform_device *pdev, size_t cd_size, int cd_num,
|
|||
qnodes = desc->nodes;
|
||||
num_nodes = desc->num_nodes;
|
||||
|
||||
qp = devm_kzalloc(dev, sizeof(*qp), GFP_KERNEL);
|
||||
if (desc->num_clocks) {
|
||||
cds = desc->clocks;
|
||||
cd_num = desc->num_clocks;
|
||||
} else {
|
||||
cds = bus_clocks;
|
||||
cd_num = ARRAY_SIZE(bus_clocks);
|
||||
}
|
||||
|
||||
qp = devm_kzalloc(dev, struct_size(qp, bus_clks, cd_num), GFP_KERNEL);
|
||||
if (!qp)
|
||||
return -ENOMEM;
|
||||
|
||||
|
|
@ -119,12 +303,35 @@ int qnoc_probe(struct platform_device *pdev, size_t cd_size, int cd_num,
|
|||
if (!data)
|
||||
return -ENOMEM;
|
||||
|
||||
qp->bus_clks = devm_kmemdup(dev, cd, cd_size,
|
||||
GFP_KERNEL);
|
||||
if (!qp->bus_clks)
|
||||
return -ENOMEM;
|
||||
|
||||
for (i = 0; i < cd_num; i++)
|
||||
qp->bus_clks[i].id = cds[i];
|
||||
qp->num_clks = cd_num;
|
||||
|
||||
qp->is_bimc_node = desc->is_bimc_node;
|
||||
qp->qos_offset = desc->qos_offset;
|
||||
|
||||
if (desc->regmap_cfg) {
|
||||
struct resource *res;
|
||||
void __iomem *mmio;
|
||||
|
||||
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
if (!res)
|
||||
return -ENODEV;
|
||||
|
||||
mmio = devm_ioremap_resource(dev, res);
|
||||
|
||||
if (IS_ERR(mmio)) {
|
||||
dev_err(dev, "Cannot ioremap interconnect bus resource\n");
|
||||
return PTR_ERR(mmio);
|
||||
}
|
||||
|
||||
qp->regmap = devm_regmap_init_mmio(dev, mmio, desc->regmap_cfg);
|
||||
if (IS_ERR(qp->regmap)) {
|
||||
dev_err(dev, "Cannot regmap interconnect bus resource\n");
|
||||
return PTR_ERR(qp->regmap);
|
||||
}
|
||||
}
|
||||
|
||||
ret = devm_clk_bulk_get(dev, qp->num_clks, qp->bus_clks);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
|
|
|||
|
|
@ -9,8 +9,6 @@
|
|||
#define RPM_BUS_MASTER_REQ 0x73616d62
|
||||
#define RPM_BUS_SLAVE_REQ 0x766c7362
|
||||
|
||||
#define QCOM_MAX_LINKS 12
|
||||
|
||||
#define to_qcom_provider(_provider) \
|
||||
container_of(_provider, struct qcom_icc_provider, provider)
|
||||
|
||||
|
|
@ -19,11 +17,35 @@
|
|||
* @provider: generic interconnect provider
|
||||
* @bus_clks: the clk_bulk_data table of bus clocks
|
||||
* @num_clks: the total number of clk_bulk_data entries
|
||||
* @is_bimc_node: indicates whether to use bimc specific setting
|
||||
* @qos_offset: offset to QoS registers
|
||||
* @regmap: regmap for QoS registers read/write access
|
||||
*/
|
||||
struct qcom_icc_provider {
|
||||
struct icc_provider provider;
|
||||
struct clk_bulk_data *bus_clks;
|
||||
int num_clks;
|
||||
bool is_bimc_node;
|
||||
struct regmap *regmap;
|
||||
unsigned int qos_offset;
|
||||
struct clk_bulk_data bus_clks[];
|
||||
};
|
||||
|
||||
/**
|
||||
* struct qcom_icc_qos - Qualcomm specific interconnect QoS parameters
|
||||
* @areq_prio: node requests priority
|
||||
* @prio_level: priority level for bus communication
|
||||
* @limit_commands: activate/deactivate limiter mode during runtime
|
||||
* @ap_owned: indicates if the node is owned by the AP or by the RPM
|
||||
* @qos_mode: default qos mode for this node
|
||||
* @qos_port: qos port number for finding qos registers of this node
|
||||
*/
|
||||
struct qcom_icc_qos {
|
||||
u32 areq_prio;
|
||||
u32 prio_level;
|
||||
bool limit_commands;
|
||||
bool ap_owned;
|
||||
int qos_mode;
|
||||
int qos_port;
|
||||
};
|
||||
|
||||
/**
|
||||
|
|
@ -35,39 +57,37 @@ struct qcom_icc_provider {
|
|||
* @buswidth: width of the interconnect between a node and the bus (bytes)
|
||||
* @mas_rpm_id: RPM id for devices that are bus masters
|
||||
* @slv_rpm_id: RPM id for devices that are bus slaves
|
||||
* @qos: NoC QoS setting parameters
|
||||
* @rate: current bus clock rate in Hz
|
||||
*/
|
||||
struct qcom_icc_node {
|
||||
unsigned char *name;
|
||||
u16 id;
|
||||
u16 links[QCOM_MAX_LINKS];
|
||||
const u16 *links;
|
||||
u16 num_links;
|
||||
u16 buswidth;
|
||||
int mas_rpm_id;
|
||||
int slv_rpm_id;
|
||||
struct qcom_icc_qos qos;
|
||||
u64 rate;
|
||||
};
|
||||
|
||||
struct qcom_icc_desc {
|
||||
struct qcom_icc_node **nodes;
|
||||
size_t num_nodes;
|
||||
const char * const *clocks;
|
||||
size_t num_clocks;
|
||||
bool is_bimc_node;
|
||||
const struct regmap_config *regmap_cfg;
|
||||
unsigned int qos_offset;
|
||||
};
|
||||
|
||||
#define DEFINE_QNODE(_name, _id, _buswidth, _mas_rpm_id, _slv_rpm_id, \
|
||||
...) \
|
||||
static struct qcom_icc_node _name = { \
|
||||
.name = #_name, \
|
||||
.id = _id, \
|
||||
.buswidth = _buswidth, \
|
||||
.mas_rpm_id = _mas_rpm_id, \
|
||||
.slv_rpm_id = _slv_rpm_id, \
|
||||
.num_links = ARRAY_SIZE(((int[]){ __VA_ARGS__ })), \
|
||||
.links = { __VA_ARGS__ }, \
|
||||
}
|
||||
/* Valid for both NoC and BIMC */
|
||||
#define NOC_QOS_MODE_INVALID -1
|
||||
#define NOC_QOS_MODE_FIXED 0x0
|
||||
#define NOC_QOS_MODE_BYPASS 0x2
|
||||
|
||||
|
||||
int qnoc_probe(struct platform_device *pdev, size_t cd_size, int cd_num,
|
||||
const struct clk_bulk_data *cd);
|
||||
int qnoc_probe(struct platform_device *pdev);
|
||||
int qnoc_remove(struct platform_device *pdev);
|
||||
|
||||
#endif
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -92,84 +92,887 @@ enum {
|
|||
QCS404_SLAVE_LPASS,
|
||||
};
|
||||
|
||||
static const struct clk_bulk_data qcs404_bus_clocks[] = {
|
||||
{ .id = "bus" },
|
||||
{ .id = "bus_a" },
|
||||
static const u16 mas_apps_proc_links[] = {
|
||||
QCS404_SLAVE_EBI_CH0,
|
||||
QCS404_BIMC_SNOC_SLV
|
||||
};
|
||||
|
||||
DEFINE_QNODE(mas_apps_proc, QCS404_MASTER_AMPSS_M0, 8, 0, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
||||
DEFINE_QNODE(mas_oxili, QCS404_MASTER_GRAPHICS_3D, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
||||
DEFINE_QNODE(mas_mdp, QCS404_MASTER_MDP_PORT0, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
||||
DEFINE_QNODE(mas_snoc_bimc_1, QCS404_SNOC_BIMC_1_MAS, 8, 76, -1, QCS404_SLAVE_EBI_CH0);
|
||||
DEFINE_QNODE(mas_tcu_0, QCS404_MASTER_TCU_0, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
||||
DEFINE_QNODE(mas_spdm, QCS404_MASTER_SPDM, 4, -1, -1, QCS404_PNOC_INT_3);
|
||||
DEFINE_QNODE(mas_blsp_1, QCS404_MASTER_BLSP_1, 4, 41, -1, QCS404_PNOC_INT_3);
|
||||
DEFINE_QNODE(mas_blsp_2, QCS404_MASTER_BLSP_2, 4, 39, -1, QCS404_PNOC_INT_3);
|
||||
DEFINE_QNODE(mas_xi_usb_hs1, QCS404_MASTER_XM_USB_HS1, 8, 138, -1, QCS404_PNOC_INT_0);
|
||||
DEFINE_QNODE(mas_crypto, QCS404_MASTER_CRYPTO_CORE0, 8, 23, -1, QCS404_PNOC_SNOC_SLV, QCS404_PNOC_INT_2);
|
||||
DEFINE_QNODE(mas_sdcc_1, QCS404_MASTER_SDCC_1, 8, 33, -1, QCS404_PNOC_INT_0);
|
||||
DEFINE_QNODE(mas_sdcc_2, QCS404_MASTER_SDCC_2, 8, 35, -1, QCS404_PNOC_INT_0);
|
||||
DEFINE_QNODE(mas_snoc_pcnoc, QCS404_SNOC_PNOC_MAS, 8, 77, -1, QCS404_PNOC_INT_2);
|
||||
DEFINE_QNODE(mas_qpic, QCS404_MASTER_QPIC, 4, -1, -1, QCS404_PNOC_INT_0);
|
||||
DEFINE_QNODE(mas_qdss_bam, QCS404_MASTER_QDSS_BAM, 4, -1, -1, QCS404_SNOC_QDSS_INT);
|
||||
DEFINE_QNODE(mas_bimc_snoc, QCS404_BIMC_SNOC_MAS, 8, 21, -1, QCS404_SLAVE_OCMEM_64, QCS404_SLAVE_CATS_128, QCS404_SNOC_INT_0, QCS404_SNOC_INT_1);
|
||||
DEFINE_QNODE(mas_pcnoc_snoc, QCS404_PNOC_SNOC_MAS, 8, 29, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_2, QCS404_SNOC_INT_0);
|
||||
DEFINE_QNODE(mas_qdss_etr, QCS404_MASTER_QDSS_ETR, 8, -1, -1, QCS404_SNOC_QDSS_INT);
|
||||
DEFINE_QNODE(mas_emac, QCS404_MASTER_EMAC, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
||||
DEFINE_QNODE(mas_pcie, QCS404_MASTER_PCIE, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
||||
DEFINE_QNODE(mas_usb3, QCS404_MASTER_USB3, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
||||
DEFINE_QNODE(pcnoc_int_0, QCS404_PNOC_INT_0, 8, 85, 114, QCS404_PNOC_SNOC_SLV, QCS404_PNOC_INT_2);
|
||||
DEFINE_QNODE(pcnoc_int_2, QCS404_PNOC_INT_2, 8, 124, 184, QCS404_PNOC_SLV_10, QCS404_SLAVE_TCU, QCS404_PNOC_SLV_11, QCS404_PNOC_SLV_2, QCS404_PNOC_SLV_3, QCS404_PNOC_SLV_0, QCS404_PNOC_SLV_1, QCS404_PNOC_SLV_6, QCS404_PNOC_SLV_7, QCS404_PNOC_SLV_4, QCS404_PNOC_SLV_8, QCS404_PNOC_SLV_9);
|
||||
DEFINE_QNODE(pcnoc_int_3, QCS404_PNOC_INT_3, 8, 125, 185, QCS404_PNOC_SNOC_SLV);
|
||||
DEFINE_QNODE(pcnoc_s_0, QCS404_PNOC_SLV_0, 4, 89, 118, QCS404_SLAVE_PRNG, QCS404_SLAVE_SPDM_WRAPPER, QCS404_SLAVE_PDM);
|
||||
DEFINE_QNODE(pcnoc_s_1, QCS404_PNOC_SLV_1, 4, 90, 119, QCS404_SLAVE_TCSR);
|
||||
DEFINE_QNODE(pcnoc_s_2, QCS404_PNOC_SLV_2, 4, -1, -1, QCS404_SLAVE_GRAPHICS_3D_CFG);
|
||||
DEFINE_QNODE(pcnoc_s_3, QCS404_PNOC_SLV_3, 4, 92, 121, QCS404_SLAVE_MESSAGE_RAM);
|
||||
DEFINE_QNODE(pcnoc_s_4, QCS404_PNOC_SLV_4, 4, 93, 122, QCS404_SLAVE_SNOC_CFG);
|
||||
DEFINE_QNODE(pcnoc_s_6, QCS404_PNOC_SLV_6, 4, 94, 123, QCS404_SLAVE_BLSP_1, QCS404_SLAVE_TLMM_NORTH, QCS404_SLAVE_EMAC_CFG);
|
||||
DEFINE_QNODE(pcnoc_s_7, QCS404_PNOC_SLV_7, 4, 95, 124, QCS404_SLAVE_TLMM_SOUTH, QCS404_SLAVE_DISPLAY_CFG, QCS404_SLAVE_SDCC_1, QCS404_SLAVE_PCIE_1, QCS404_SLAVE_SDCC_2);
|
||||
DEFINE_QNODE(pcnoc_s_8, QCS404_PNOC_SLV_8, 4, 96, 125, QCS404_SLAVE_CRYPTO_0_CFG);
|
||||
DEFINE_QNODE(pcnoc_s_9, QCS404_PNOC_SLV_9, 4, 97, 126, QCS404_SLAVE_BLSP_2, QCS404_SLAVE_TLMM_EAST, QCS404_SLAVE_PMIC_ARB);
|
||||
DEFINE_QNODE(pcnoc_s_10, QCS404_PNOC_SLV_10, 4, 157, -1, QCS404_SLAVE_USB_HS);
|
||||
DEFINE_QNODE(pcnoc_s_11, QCS404_PNOC_SLV_11, 4, 158, 246, QCS404_SLAVE_USB3);
|
||||
DEFINE_QNODE(qdss_int, QCS404_SNOC_QDSS_INT, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
||||
DEFINE_QNODE(snoc_int_0, QCS404_SNOC_INT_0, 8, 99, 130, QCS404_SLAVE_LPASS, QCS404_SLAVE_APPSS, QCS404_SLAVE_WCSS);
|
||||
DEFINE_QNODE(snoc_int_1, QCS404_SNOC_INT_1, 8, 100, 131, QCS404_SNOC_PNOC_SLV, QCS404_SNOC_INT_2);
|
||||
DEFINE_QNODE(snoc_int_2, QCS404_SNOC_INT_2, 8, 134, 197, QCS404_SLAVE_QDSS_STM, QCS404_SLAVE_OCIMEM);
|
||||
DEFINE_QNODE(slv_ebi, QCS404_SLAVE_EBI_CH0, 8, -1, 0, 0);
|
||||
DEFINE_QNODE(slv_bimc_snoc, QCS404_BIMC_SNOC_SLV, 8, -1, 2, QCS404_BIMC_SNOC_MAS);
|
||||
DEFINE_QNODE(slv_spdm, QCS404_SLAVE_SPDM_WRAPPER, 4, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_pdm, QCS404_SLAVE_PDM, 4, -1, 41, 0);
|
||||
DEFINE_QNODE(slv_prng, QCS404_SLAVE_PRNG, 4, -1, 44, 0);
|
||||
DEFINE_QNODE(slv_tcsr, QCS404_SLAVE_TCSR, 4, -1, 50, 0);
|
||||
DEFINE_QNODE(slv_snoc_cfg, QCS404_SLAVE_SNOC_CFG, 4, -1, 70, 0);
|
||||
DEFINE_QNODE(slv_message_ram, QCS404_SLAVE_MESSAGE_RAM, 4, -1, 55, 0);
|
||||
DEFINE_QNODE(slv_disp_ss_cfg, QCS404_SLAVE_DISPLAY_CFG, 4, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_gpu_cfg, QCS404_SLAVE_GRAPHICS_3D_CFG, 4, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_blsp_1, QCS404_SLAVE_BLSP_1, 4, -1, 39, 0);
|
||||
DEFINE_QNODE(slv_tlmm_north, QCS404_SLAVE_TLMM_NORTH, 4, -1, 214, 0);
|
||||
DEFINE_QNODE(slv_pcie, QCS404_SLAVE_PCIE_1, 4, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_ethernet, QCS404_SLAVE_EMAC_CFG, 4, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_blsp_2, QCS404_SLAVE_BLSP_2, 4, -1, 37, 0);
|
||||
DEFINE_QNODE(slv_tlmm_east, QCS404_SLAVE_TLMM_EAST, 4, -1, 213, 0);
|
||||
DEFINE_QNODE(slv_tcu, QCS404_SLAVE_TCU, 8, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_pmic_arb, QCS404_SLAVE_PMIC_ARB, 4, -1, 59, 0);
|
||||
DEFINE_QNODE(slv_sdcc_1, QCS404_SLAVE_SDCC_1, 4, -1, 31, 0);
|
||||
DEFINE_QNODE(slv_sdcc_2, QCS404_SLAVE_SDCC_2, 4, -1, 33, 0);
|
||||
DEFINE_QNODE(slv_tlmm_south, QCS404_SLAVE_TLMM_SOUTH, 4, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_usb_hs, QCS404_SLAVE_USB_HS, 4, -1, 40, 0);
|
||||
DEFINE_QNODE(slv_usb3, QCS404_SLAVE_USB3, 4, -1, 22, 0);
|
||||
DEFINE_QNODE(slv_crypto_0_cfg, QCS404_SLAVE_CRYPTO_0_CFG, 4, -1, 52, 0);
|
||||
DEFINE_QNODE(slv_pcnoc_snoc, QCS404_PNOC_SNOC_SLV, 8, -1, 45, QCS404_PNOC_SNOC_MAS);
|
||||
DEFINE_QNODE(slv_kpss_ahb, QCS404_SLAVE_APPSS, 4, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_wcss, QCS404_SLAVE_WCSS, 4, -1, 23, 0);
|
||||
DEFINE_QNODE(slv_snoc_bimc_1, QCS404_SNOC_BIMC_1_SLV, 8, -1, 104, QCS404_SNOC_BIMC_1_MAS);
|
||||
DEFINE_QNODE(slv_imem, QCS404_SLAVE_OCIMEM, 8, -1, 26, 0);
|
||||
DEFINE_QNODE(slv_snoc_pcnoc, QCS404_SNOC_PNOC_SLV, 8, -1, 28, QCS404_SNOC_PNOC_MAS);
|
||||
DEFINE_QNODE(slv_qdss_stm, QCS404_SLAVE_QDSS_STM, 4, -1, 30, 0);
|
||||
DEFINE_QNODE(slv_cats_0, QCS404_SLAVE_CATS_128, 16, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_cats_1, QCS404_SLAVE_OCMEM_64, 8, -1, -1, 0);
|
||||
DEFINE_QNODE(slv_lpass, QCS404_SLAVE_LPASS, 4, -1, -1, 0);
|
||||
static struct qcom_icc_node mas_apps_proc = {
|
||||
.name = "mas_apps_proc",
|
||||
.id = QCS404_MASTER_AMPSS_M0,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 0,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_apps_proc_links),
|
||||
.links = mas_apps_proc_links,
|
||||
};
|
||||
|
||||
static const u16 mas_oxili_links[] = {
|
||||
QCS404_SLAVE_EBI_CH0,
|
||||
QCS404_BIMC_SNOC_SLV
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_oxili = {
|
||||
.name = "mas_oxili",
|
||||
.id = QCS404_MASTER_GRAPHICS_3D,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_oxili_links),
|
||||
.links = mas_oxili_links,
|
||||
};
|
||||
|
||||
static const u16 mas_mdp_links[] = {
|
||||
QCS404_SLAVE_EBI_CH0,
|
||||
QCS404_BIMC_SNOC_SLV
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_mdp = {
|
||||
.name = "mas_mdp",
|
||||
.id = QCS404_MASTER_MDP_PORT0,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_mdp_links),
|
||||
.links = mas_mdp_links,
|
||||
};
|
||||
|
||||
static const u16 mas_snoc_bimc_1_links[] = {
|
||||
QCS404_SLAVE_EBI_CH0
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_snoc_bimc_1 = {
|
||||
.name = "mas_snoc_bimc_1",
|
||||
.id = QCS404_SNOC_BIMC_1_MAS,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 76,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_snoc_bimc_1_links),
|
||||
.links = mas_snoc_bimc_1_links,
|
||||
};
|
||||
|
||||
static const u16 mas_tcu_0_links[] = {
|
||||
QCS404_SLAVE_EBI_CH0,
|
||||
QCS404_BIMC_SNOC_SLV
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_tcu_0 = {
|
||||
.name = "mas_tcu_0",
|
||||
.id = QCS404_MASTER_TCU_0,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_tcu_0_links),
|
||||
.links = mas_tcu_0_links,
|
||||
};
|
||||
|
||||
static const u16 mas_spdm_links[] = {
|
||||
QCS404_PNOC_INT_3
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_spdm = {
|
||||
.name = "mas_spdm",
|
||||
.id = QCS404_MASTER_SPDM,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_spdm_links),
|
||||
.links = mas_spdm_links,
|
||||
};
|
||||
|
||||
static const u16 mas_blsp_1_links[] = {
|
||||
QCS404_PNOC_INT_3
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_blsp_1 = {
|
||||
.name = "mas_blsp_1",
|
||||
.id = QCS404_MASTER_BLSP_1,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 41,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_blsp_1_links),
|
||||
.links = mas_blsp_1_links,
|
||||
};
|
||||
|
||||
static const u16 mas_blsp_2_links[] = {
|
||||
QCS404_PNOC_INT_3
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_blsp_2 = {
|
||||
.name = "mas_blsp_2",
|
||||
.id = QCS404_MASTER_BLSP_2,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 39,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_blsp_2_links),
|
||||
.links = mas_blsp_2_links,
|
||||
};
|
||||
|
||||
static const u16 mas_xi_usb_hs1_links[] = {
|
||||
QCS404_PNOC_INT_0
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_xi_usb_hs1 = {
|
||||
.name = "mas_xi_usb_hs1",
|
||||
.id = QCS404_MASTER_XM_USB_HS1,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 138,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_xi_usb_hs1_links),
|
||||
.links = mas_xi_usb_hs1_links,
|
||||
};
|
||||
|
||||
static const u16 mas_crypto_links[] = {
|
||||
QCS404_PNOC_SNOC_SLV,
|
||||
QCS404_PNOC_INT_2
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_crypto = {
|
||||
.name = "mas_crypto",
|
||||
.id = QCS404_MASTER_CRYPTO_CORE0,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 23,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_crypto_links),
|
||||
.links = mas_crypto_links,
|
||||
};
|
||||
|
||||
static const u16 mas_sdcc_1_links[] = {
|
||||
QCS404_PNOC_INT_0
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_sdcc_1 = {
|
||||
.name = "mas_sdcc_1",
|
||||
.id = QCS404_MASTER_SDCC_1,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 33,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_sdcc_1_links),
|
||||
.links = mas_sdcc_1_links,
|
||||
};
|
||||
|
||||
static const u16 mas_sdcc_2_links[] = {
|
||||
QCS404_PNOC_INT_0
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_sdcc_2 = {
|
||||
.name = "mas_sdcc_2",
|
||||
.id = QCS404_MASTER_SDCC_2,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 35,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_sdcc_2_links),
|
||||
.links = mas_sdcc_2_links,
|
||||
};
|
||||
|
||||
static const u16 mas_snoc_pcnoc_links[] = {
|
||||
QCS404_PNOC_INT_2
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_snoc_pcnoc = {
|
||||
.name = "mas_snoc_pcnoc",
|
||||
.id = QCS404_SNOC_PNOC_MAS,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 77,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_snoc_pcnoc_links),
|
||||
.links = mas_snoc_pcnoc_links,
|
||||
};
|
||||
|
||||
static const u16 mas_qpic_links[] = {
|
||||
QCS404_PNOC_INT_0
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_qpic = {
|
||||
.name = "mas_qpic",
|
||||
.id = QCS404_MASTER_QPIC,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_qpic_links),
|
||||
.links = mas_qpic_links,
|
||||
};
|
||||
|
||||
static const u16 mas_qdss_bam_links[] = {
|
||||
QCS404_SNOC_QDSS_INT
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_qdss_bam = {
|
||||
.name = "mas_qdss_bam",
|
||||
.id = QCS404_MASTER_QDSS_BAM,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_qdss_bam_links),
|
||||
.links = mas_qdss_bam_links,
|
||||
};
|
||||
|
||||
static const u16 mas_bimc_snoc_links[] = {
|
||||
QCS404_SLAVE_OCMEM_64,
|
||||
QCS404_SLAVE_CATS_128,
|
||||
QCS404_SNOC_INT_0,
|
||||
QCS404_SNOC_INT_1
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_bimc_snoc = {
|
||||
.name = "mas_bimc_snoc",
|
||||
.id = QCS404_BIMC_SNOC_MAS,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 21,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_bimc_snoc_links),
|
||||
.links = mas_bimc_snoc_links,
|
||||
};
|
||||
|
||||
static const u16 mas_pcnoc_snoc_links[] = {
|
||||
QCS404_SNOC_BIMC_1_SLV,
|
||||
QCS404_SNOC_INT_2,
|
||||
QCS404_SNOC_INT_0
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_pcnoc_snoc = {
|
||||
.name = "mas_pcnoc_snoc",
|
||||
.id = QCS404_PNOC_SNOC_MAS,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 29,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_pcnoc_snoc_links),
|
||||
.links = mas_pcnoc_snoc_links,
|
||||
};
|
||||
|
||||
static const u16 mas_qdss_etr_links[] = {
|
||||
QCS404_SNOC_QDSS_INT
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_qdss_etr = {
|
||||
.name = "mas_qdss_etr",
|
||||
.id = QCS404_MASTER_QDSS_ETR,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_qdss_etr_links),
|
||||
.links = mas_qdss_etr_links,
|
||||
};
|
||||
|
||||
static const u16 mas_emac_links[] = {
|
||||
QCS404_SNOC_BIMC_1_SLV,
|
||||
QCS404_SNOC_INT_1
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_emac = {
|
||||
.name = "mas_emac",
|
||||
.id = QCS404_MASTER_EMAC,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_emac_links),
|
||||
.links = mas_emac_links,
|
||||
};
|
||||
|
||||
static const u16 mas_pcie_links[] = {
|
||||
QCS404_SNOC_BIMC_1_SLV,
|
||||
QCS404_SNOC_INT_1
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_pcie = {
|
||||
.name = "mas_pcie",
|
||||
.id = QCS404_MASTER_PCIE,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_pcie_links),
|
||||
.links = mas_pcie_links,
|
||||
};
|
||||
|
||||
static const u16 mas_usb3_links[] = {
|
||||
QCS404_SNOC_BIMC_1_SLV,
|
||||
QCS404_SNOC_INT_1
|
||||
};
|
||||
|
||||
static struct qcom_icc_node mas_usb3 = {
|
||||
.name = "mas_usb3",
|
||||
.id = QCS404_MASTER_USB3,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(mas_usb3_links),
|
||||
.links = mas_usb3_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_int_0_links[] = {
|
||||
QCS404_PNOC_SNOC_SLV,
|
||||
QCS404_PNOC_INT_2
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_int_0 = {
|
||||
.name = "pcnoc_int_0",
|
||||
.id = QCS404_PNOC_INT_0,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 85,
|
||||
.slv_rpm_id = 114,
|
||||
.num_links = ARRAY_SIZE(pcnoc_int_0_links),
|
||||
.links = pcnoc_int_0_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_int_2_links[] = {
|
||||
QCS404_PNOC_SLV_10,
|
||||
QCS404_SLAVE_TCU,
|
||||
QCS404_PNOC_SLV_11,
|
||||
QCS404_PNOC_SLV_2,
|
||||
QCS404_PNOC_SLV_3,
|
||||
QCS404_PNOC_SLV_0,
|
||||
QCS404_PNOC_SLV_1,
|
||||
QCS404_PNOC_SLV_6,
|
||||
QCS404_PNOC_SLV_7,
|
||||
QCS404_PNOC_SLV_4,
|
||||
QCS404_PNOC_SLV_8,
|
||||
QCS404_PNOC_SLV_9
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_int_2 = {
|
||||
.name = "pcnoc_int_2",
|
||||
.id = QCS404_PNOC_INT_2,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 124,
|
||||
.slv_rpm_id = 184,
|
||||
.num_links = ARRAY_SIZE(pcnoc_int_2_links),
|
||||
.links = pcnoc_int_2_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_int_3_links[] = {
|
||||
QCS404_PNOC_SNOC_SLV
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_int_3 = {
|
||||
.name = "pcnoc_int_3",
|
||||
.id = QCS404_PNOC_INT_3,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 125,
|
||||
.slv_rpm_id = 185,
|
||||
.num_links = ARRAY_SIZE(pcnoc_int_3_links),
|
||||
.links = pcnoc_int_3_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_0_links[] = {
|
||||
QCS404_SLAVE_PRNG,
|
||||
QCS404_SLAVE_SPDM_WRAPPER,
|
||||
QCS404_SLAVE_PDM
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_0 = {
|
||||
.name = "pcnoc_s_0",
|
||||
.id = QCS404_PNOC_SLV_0,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 89,
|
||||
.slv_rpm_id = 118,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_0_links),
|
||||
.links = pcnoc_s_0_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_1_links[] = {
|
||||
QCS404_SLAVE_TCSR
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_1 = {
|
||||
.name = "pcnoc_s_1",
|
||||
.id = QCS404_PNOC_SLV_1,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 90,
|
||||
.slv_rpm_id = 119,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_1_links),
|
||||
.links = pcnoc_s_1_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_2_links[] = {
|
||||
QCS404_SLAVE_GRAPHICS_3D_CFG
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_2 = {
|
||||
.name = "pcnoc_s_2",
|
||||
.id = QCS404_PNOC_SLV_2,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_2_links),
|
||||
.links = pcnoc_s_2_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_3_links[] = {
|
||||
QCS404_SLAVE_MESSAGE_RAM
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_3 = {
|
||||
.name = "pcnoc_s_3",
|
||||
.id = QCS404_PNOC_SLV_3,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 92,
|
||||
.slv_rpm_id = 121,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_3_links),
|
||||
.links = pcnoc_s_3_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_4_links[] = {
|
||||
QCS404_SLAVE_SNOC_CFG
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_4 = {
|
||||
.name = "pcnoc_s_4",
|
||||
.id = QCS404_PNOC_SLV_4,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 93,
|
||||
.slv_rpm_id = 122,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_4_links),
|
||||
.links = pcnoc_s_4_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_6_links[] = {
|
||||
QCS404_SLAVE_BLSP_1,
|
||||
QCS404_SLAVE_TLMM_NORTH,
|
||||
QCS404_SLAVE_EMAC_CFG
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_6 = {
|
||||
.name = "pcnoc_s_6",
|
||||
.id = QCS404_PNOC_SLV_6,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 94,
|
||||
.slv_rpm_id = 123,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_6_links),
|
||||
.links = pcnoc_s_6_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_7_links[] = {
|
||||
QCS404_SLAVE_TLMM_SOUTH,
|
||||
QCS404_SLAVE_DISPLAY_CFG,
|
||||
QCS404_SLAVE_SDCC_1,
|
||||
QCS404_SLAVE_PCIE_1,
|
||||
QCS404_SLAVE_SDCC_2
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_7 = {
|
||||
.name = "pcnoc_s_7",
|
||||
.id = QCS404_PNOC_SLV_7,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 95,
|
||||
.slv_rpm_id = 124,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_7_links),
|
||||
.links = pcnoc_s_7_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_8_links[] = {
|
||||
QCS404_SLAVE_CRYPTO_0_CFG
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_8 = {
|
||||
.name = "pcnoc_s_8",
|
||||
.id = QCS404_PNOC_SLV_8,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 96,
|
||||
.slv_rpm_id = 125,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_8_links),
|
||||
.links = pcnoc_s_8_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_9_links[] = {
|
||||
QCS404_SLAVE_BLSP_2,
|
||||
QCS404_SLAVE_TLMM_EAST,
|
||||
QCS404_SLAVE_PMIC_ARB
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_9 = {
|
||||
.name = "pcnoc_s_9",
|
||||
.id = QCS404_PNOC_SLV_9,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 97,
|
||||
.slv_rpm_id = 126,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_9_links),
|
||||
.links = pcnoc_s_9_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_10_links[] = {
|
||||
QCS404_SLAVE_USB_HS
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_10 = {
|
||||
.name = "pcnoc_s_10",
|
||||
.id = QCS404_PNOC_SLV_10,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 157,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_10_links),
|
||||
.links = pcnoc_s_10_links,
|
||||
};
|
||||
|
||||
static const u16 pcnoc_s_11_links[] = {
|
||||
QCS404_SLAVE_USB3
|
||||
};
|
||||
|
||||
static struct qcom_icc_node pcnoc_s_11 = {
|
||||
.name = "pcnoc_s_11",
|
||||
.id = QCS404_PNOC_SLV_11,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = 158,
|
||||
.slv_rpm_id = 246,
|
||||
.num_links = ARRAY_SIZE(pcnoc_s_11_links),
|
||||
.links = pcnoc_s_11_links,
|
||||
};
|
||||
|
||||
static const u16 qdss_int_links[] = {
|
||||
QCS404_SNOC_BIMC_1_SLV,
|
||||
QCS404_SNOC_INT_1
|
||||
};
|
||||
|
||||
static struct qcom_icc_node qdss_int = {
|
||||
.name = "qdss_int",
|
||||
.id = QCS404_SNOC_QDSS_INT,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
.num_links = ARRAY_SIZE(qdss_int_links),
|
||||
.links = qdss_int_links,
|
||||
};
|
||||
|
||||
static const u16 snoc_int_0_links[] = {
|
||||
QCS404_SLAVE_LPASS,
|
||||
QCS404_SLAVE_APPSS,
|
||||
QCS404_SLAVE_WCSS
|
||||
};
|
||||
|
||||
static struct qcom_icc_node snoc_int_0 = {
|
||||
.name = "snoc_int_0",
|
||||
.id = QCS404_SNOC_INT_0,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 99,
|
||||
.slv_rpm_id = 130,
|
||||
.num_links = ARRAY_SIZE(snoc_int_0_links),
|
||||
.links = snoc_int_0_links,
|
||||
};
|
||||
|
||||
static const u16 snoc_int_1_links[] = {
|
||||
QCS404_SNOC_PNOC_SLV,
|
||||
QCS404_SNOC_INT_2
|
||||
};
|
||||
|
||||
static struct qcom_icc_node snoc_int_1 = {
|
||||
.name = "snoc_int_1",
|
||||
.id = QCS404_SNOC_INT_1,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 100,
|
||||
.slv_rpm_id = 131,
|
||||
.num_links = ARRAY_SIZE(snoc_int_1_links),
|
||||
.links = snoc_int_1_links,
|
||||
};
|
||||
|
||||
static const u16 snoc_int_2_links[] = {
|
||||
QCS404_SLAVE_QDSS_STM,
|
||||
QCS404_SLAVE_OCIMEM
|
||||
};
|
||||
|
||||
static struct qcom_icc_node snoc_int_2 = {
|
||||
.name = "snoc_int_2",
|
||||
.id = QCS404_SNOC_INT_2,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = 134,
|
||||
.slv_rpm_id = 197,
|
||||
.num_links = ARRAY_SIZE(snoc_int_2_links),
|
||||
.links = snoc_int_2_links,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_ebi = {
|
||||
.name = "slv_ebi",
|
||||
.id = QCS404_SLAVE_EBI_CH0,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 0,
|
||||
};
|
||||
|
||||
static const u16 slv_bimc_snoc_links[] = {
|
||||
QCS404_BIMC_SNOC_MAS
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_bimc_snoc = {
|
||||
.name = "slv_bimc_snoc",
|
||||
.id = QCS404_BIMC_SNOC_SLV,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 2,
|
||||
.num_links = ARRAY_SIZE(slv_bimc_snoc_links),
|
||||
.links = slv_bimc_snoc_links,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_spdm = {
|
||||
.name = "slv_spdm",
|
||||
.id = QCS404_SLAVE_SPDM_WRAPPER,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_pdm = {
|
||||
.name = "slv_pdm",
|
||||
.id = QCS404_SLAVE_PDM,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 41,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_prng = {
|
||||
.name = "slv_prng",
|
||||
.id = QCS404_SLAVE_PRNG,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 44,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_tcsr = {
|
||||
.name = "slv_tcsr",
|
||||
.id = QCS404_SLAVE_TCSR,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 50,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_snoc_cfg = {
|
||||
.name = "slv_snoc_cfg",
|
||||
.id = QCS404_SLAVE_SNOC_CFG,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 70,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_message_ram = {
|
||||
.name = "slv_message_ram",
|
||||
.id = QCS404_SLAVE_MESSAGE_RAM,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 55,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_disp_ss_cfg = {
|
||||
.name = "slv_disp_ss_cfg",
|
||||
.id = QCS404_SLAVE_DISPLAY_CFG,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_gpu_cfg = {
|
||||
.name = "slv_gpu_cfg",
|
||||
.id = QCS404_SLAVE_GRAPHICS_3D_CFG,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_blsp_1 = {
|
||||
.name = "slv_blsp_1",
|
||||
.id = QCS404_SLAVE_BLSP_1,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 39,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_tlmm_north = {
|
||||
.name = "slv_tlmm_north",
|
||||
.id = QCS404_SLAVE_TLMM_NORTH,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 214,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_pcie = {
|
||||
.name = "slv_pcie",
|
||||
.id = QCS404_SLAVE_PCIE_1,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_ethernet = {
|
||||
.name = "slv_ethernet",
|
||||
.id = QCS404_SLAVE_EMAC_CFG,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_blsp_2 = {
|
||||
.name = "slv_blsp_2",
|
||||
.id = QCS404_SLAVE_BLSP_2,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 37,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_tlmm_east = {
|
||||
.name = "slv_tlmm_east",
|
||||
.id = QCS404_SLAVE_TLMM_EAST,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 213,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_tcu = {
|
||||
.name = "slv_tcu",
|
||||
.id = QCS404_SLAVE_TCU,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_pmic_arb = {
|
||||
.name = "slv_pmic_arb",
|
||||
.id = QCS404_SLAVE_PMIC_ARB,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 59,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_sdcc_1 = {
|
||||
.name = "slv_sdcc_1",
|
||||
.id = QCS404_SLAVE_SDCC_1,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 31,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_sdcc_2 = {
|
||||
.name = "slv_sdcc_2",
|
||||
.id = QCS404_SLAVE_SDCC_2,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 33,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_tlmm_south = {
|
||||
.name = "slv_tlmm_south",
|
||||
.id = QCS404_SLAVE_TLMM_SOUTH,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_usb_hs = {
|
||||
.name = "slv_usb_hs",
|
||||
.id = QCS404_SLAVE_USB_HS,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 40,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_usb3 = {
|
||||
.name = "slv_usb3",
|
||||
.id = QCS404_SLAVE_USB3,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 22,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_crypto_0_cfg = {
|
||||
.name = "slv_crypto_0_cfg",
|
||||
.id = QCS404_SLAVE_CRYPTO_0_CFG,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 52,
|
||||
};
|
||||
|
||||
static const u16 slv_pcnoc_snoc_links[] = {
|
||||
QCS404_PNOC_SNOC_MAS
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_pcnoc_snoc = {
|
||||
.name = "slv_pcnoc_snoc",
|
||||
.id = QCS404_PNOC_SNOC_SLV,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 45,
|
||||
.num_links = ARRAY_SIZE(slv_pcnoc_snoc_links),
|
||||
.links = slv_pcnoc_snoc_links,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_kpss_ahb = {
|
||||
.name = "slv_kpss_ahb",
|
||||
.id = QCS404_SLAVE_APPSS,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_wcss = {
|
||||
.name = "slv_wcss",
|
||||
.id = QCS404_SLAVE_WCSS,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 23,
|
||||
};
|
||||
|
||||
static const u16 slv_snoc_bimc_1_links[] = {
|
||||
QCS404_SNOC_BIMC_1_MAS
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_snoc_bimc_1 = {
|
||||
.name = "slv_snoc_bimc_1",
|
||||
.id = QCS404_SNOC_BIMC_1_SLV,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 104,
|
||||
.num_links = ARRAY_SIZE(slv_snoc_bimc_1_links),
|
||||
.links = slv_snoc_bimc_1_links,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_imem = {
|
||||
.name = "slv_imem",
|
||||
.id = QCS404_SLAVE_OCIMEM,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 26,
|
||||
};
|
||||
|
||||
static const u16 slv_snoc_pcnoc_links[] = {
|
||||
QCS404_SNOC_PNOC_MAS
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_snoc_pcnoc = {
|
||||
.name = "slv_snoc_pcnoc",
|
||||
.id = QCS404_SNOC_PNOC_SLV,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 28,
|
||||
.num_links = ARRAY_SIZE(slv_snoc_pcnoc_links),
|
||||
.links = slv_snoc_pcnoc_links,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_qdss_stm = {
|
||||
.name = "slv_qdss_stm",
|
||||
.id = QCS404_SLAVE_QDSS_STM,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = 30,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_cats_0 = {
|
||||
.name = "slv_cats_0",
|
||||
.id = QCS404_SLAVE_CATS_128,
|
||||
.buswidth = 16,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_cats_1 = {
|
||||
.name = "slv_cats_1",
|
||||
.id = QCS404_SLAVE_OCMEM_64,
|
||||
.buswidth = 8,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node slv_lpass = {
|
||||
.name = "slv_lpass",
|
||||
.id = QCS404_SLAVE_LPASS,
|
||||
.buswidth = 4,
|
||||
.mas_rpm_id = -1,
|
||||
.slv_rpm_id = -1,
|
||||
};
|
||||
|
||||
static struct qcom_icc_node *qcs404_bimc_nodes[] = {
|
||||
[MASTER_AMPSS_M0] = &mas_apps_proc,
|
||||
|
|
@ -269,12 +1072,6 @@ static struct qcom_icc_desc qcs404_snoc = {
|
|||
};
|
||||
|
||||
|
||||
static int qcs404_qnoc_probe(struct platform_device *pdev)
|
||||
{
|
||||
return qnoc_probe(pdev, sizeof(qcs404_bus_clocks),
|
||||
ARRAY_SIZE(qcs404_bus_clocks), qcs404_bus_clocks);
|
||||
}
|
||||
|
||||
static const struct of_device_id qcs404_noc_of_match[] = {
|
||||
{ .compatible = "qcom,qcs404-bimc", .data = &qcs404_bimc },
|
||||
{ .compatible = "qcom,qcs404-pcnoc", .data = &qcs404_pcnoc },
|
||||
|
|
@ -284,7 +1081,7 @@ static const struct of_device_id qcs404_noc_of_match[] = {
|
|||
MODULE_DEVICE_TABLE(of, qcs404_noc_of_match);
|
||||
|
||||
static struct platform_driver qcs404_noc_driver = {
|
||||
.probe = qcs404_qnoc_probe,
|
||||
.probe = qnoc_probe,
|
||||
.remove = qnoc_remove,
|
||||
.driver = {
|
||||
.name = "qnoc-qcs404",
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue