hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

clk: samsung: exynos5433: Keep sclk_uart clocks enabled in suspend 

All sclk_uart clocks in TOP CMU have to be kept enabled for suspend/resume
cycle, otherwise TM2(e) boards hangs before entering the suspend mode.

Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
Signed-off-by: Sylwester Nawrocki <snawrocki@kernel.org>
This commit is contained in:
Marek Szyprowski 2018-09-12 15:16:41 +02:00 committed by Sylwester Nawrocki
parent fa34efff75
commit defadcc956
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/clk/samsung/clk-exynos5433.c
View File

@ -180,6 +180,8 @@ static const unsigned long top_clk_regs[] __initconst = {
static const struct samsung_clk_reg_dump top_suspend_regs[] = { static const struct samsung_clk_reg_dump top_suspend_regs[] = {
/* force all aclk clocks enabled */ /* force all aclk clocks enabled */
{ ENABLE_ACLK_TOP, 0x67ecffed }, { ENABLE_ACLK_TOP, 0x67ecffed },
/* force all sclk_uart clocks enabled */
{ ENABLE_SCLK_TOP_PERIC, 0x38 },
/* ISP PLL has to be enabled for suspend: reset value + ENABLE bit */ /* ISP PLL has to be enabled for suspend: reset value + ENABLE bit */
{ ISP_PLL_CON0, 0x85cc0502 }, { ISP_PLL_CON0, 0x85cc0502 },
/* ISP PLL has to be enabled for suspend: reset value + ENABLE bit */ /* ISP PLL has to be enabled for suspend: reset value + ENABLE bit */