hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

staging: clocking-wizard: match parenthesis indentation 

Match parenthesis indentation after line end, and fixed alignment
to conform to the coding style guidelines.
Reported by checkpatch.

Signed-off-by: Ioannis Valasakis <code@wizofe.uk>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Ioannis Valasakis 2018-10-04 13:41:01 +01:00 committed by Greg Kroah-Hartman
parent 34ff787136
commit d521323615
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
drivers/staging/clocking-wizard/clk-xlnx-clock-wizard.c
View File

@ -199,10 +199,10 @@ static int clk_wzrd_probe(struct platform_device *pdev)
ret = -ENOMEM; ret = -ENOMEM;
goto err_disable_clk; goto err_disable_clk;
} }
clk_wzrd->clks_internal[wzrd_clk_mul] = clk_register_fixed_factor( clk_wzrd->clks_internal[wzrd_clk_mul] = clk_register_fixed_factor
&pdev->dev, clk_name, (&pdev->dev, clk_name,
__clk_get_name(clk_wzrd->clk_in1), __clk_get_name(clk_wzrd->clk_in1),
0, reg, 1); 0, reg, 1);
kfree(clk_name); kfree(clk_name);
if (IS_ERR(clk_wzrd->clks_internal[wzrd_clk_mul])) { if (IS_ERR(clk_wzrd->clks_internal[wzrd_clk_mul])) {
dev_err(&pdev->dev, "unable to register fixed-factor clock\n"); dev_err(&pdev->dev, "unable to register fixed-factor clock\n");
@ -219,10 +219,10 @@ static int clk_wzrd_probe(struct platform_device *pdev)
goto err_rm_int_clk; goto err_rm_int_clk;
} }
clk_wzrd->clks_internal[wzrd_clk_mul_div] = clk_register_fixed_factor( clk_wzrd->clks_internal[wzrd_clk_mul_div] = clk_register_fixed_factor
&pdev->dev, clk_name, (&pdev->dev, clk_name,
__clk_get_name(clk_wzrd->clks_internal[wzrd_clk_mul]), __clk_get_name(clk_wzrd->clks_internal[wzrd_clk_mul]),
0, 1, reg); 0, 1, reg);
if (IS_ERR(clk_wzrd->clks_internal[wzrd_clk_mul_div])) { if (IS_ERR(clk_wzrd->clks_internal[wzrd_clk_mul_div])) {
dev_err(&pdev->dev, "unable to register divider clock\n"); dev_err(&pdev->dev, "unable to register divider clock\n");
ret = PTR_ERR(clk_wzrd->clks_internal[wzrd_clk_mul_div]); ret = PTR_ERR(clk_wzrd->clks_internal[wzrd_clk_mul_div]);
@ -243,8 +243,8 @@ static int clk_wzrd_probe(struct platform_device *pdev)
reg = readl(clk_wzrd->base + WZRD_CLK_CFG_REG(2) + i * 12); reg = readl(clk_wzrd->base + WZRD_CLK_CFG_REG(2) + i * 12);
reg &= WZRD_CLKOUT_DIVIDE_MASK; reg &= WZRD_CLKOUT_DIVIDE_MASK;
reg >>= WZRD_CLKOUT_DIVIDE_SHIFT; reg >>= WZRD_CLKOUT_DIVIDE_SHIFT;
clk_wzrd->clkout[i] = clk_register_fixed_factor(&pdev->dev, clk_wzrd->clkout[i] = clk_register_fixed_factor
clkout_name, clk_name, 0, 1, reg); (&pdev->dev, clkout_name, clk_name, 0, 1, reg);
if (IS_ERR(clk_wzrd->clkout[i])) { if (IS_ERR(clk_wzrd->clkout[i])) {
int j; int j;