powerpc/85xx: Update dts for PCIe memory maps to match u-boot of Px020RDB
PCIe memory address space is 1:1 mapped with u-boot. Update dts of Px020RDB i.e. P1020RDB and P2020RDB to match the address map changes in u-boot. Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
parent
c0bb9e45f3
commit
d2f989262e
|
@ -1,7 +1,7 @@
|
||||||
/*
|
/*
|
||||||
* P1020 RDB Device Tree Source
|
* P1020 RDB Device Tree Source
|
||||||
*
|
*
|
||||||
* Copyright 2009 Freescale Semiconductor Inc.
|
* Copyright 2009-2011 Freescale Semiconductor Inc.
|
||||||
*
|
*
|
||||||
* This program is free software; you can redistribute it and/or modify it
|
* This program is free software; you can redistribute it and/or modify it
|
||||||
* under the terms of the GNU General Public License as published by the
|
* under the terms of the GNU General Public License as published by the
|
||||||
|
@ -553,7 +553,7 @@
|
||||||
reg = <0 0xffe09000 0 0x1000>;
|
reg = <0 0xffe09000 0 0x1000>;
|
||||||
bus-range = <0 255>;
|
bus-range = <0 255>;
|
||||||
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
|
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
|
||||||
0x1000000 0x0 0x00000000 0 0xffc30000 0x0 0x10000>;
|
0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
|
||||||
clock-frequency = <33333333>;
|
clock-frequency = <33333333>;
|
||||||
interrupt-parent = <&mpic>;
|
interrupt-parent = <&mpic>;
|
||||||
interrupts = <16 2>;
|
interrupts = <16 2>;
|
||||||
|
@ -580,8 +580,8 @@
|
||||||
#address-cells = <3>;
|
#address-cells = <3>;
|
||||||
reg = <0 0xffe0a000 0 0x1000>;
|
reg = <0 0xffe0a000 0 0x1000>;
|
||||||
bus-range = <0 255>;
|
bus-range = <0 255>;
|
||||||
ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
|
ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
|
||||||
0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
|
0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
|
||||||
clock-frequency = <33333333>;
|
clock-frequency = <33333333>;
|
||||||
interrupt-parent = <&mpic>;
|
interrupt-parent = <&mpic>;
|
||||||
interrupts = <16 2>;
|
interrupts = <16 2>;
|
||||||
|
@ -590,8 +590,8 @@
|
||||||
#size-cells = <2>;
|
#size-cells = <2>;
|
||||||
#address-cells = <3>;
|
#address-cells = <3>;
|
||||||
device_type = "pci";
|
device_type = "pci";
|
||||||
ranges = <0x2000000 0x0 0xc0000000
|
ranges = <0x2000000 0x0 0x80000000
|
||||||
0x2000000 0x0 0xc0000000
|
0x2000000 0x0 0x80000000
|
||||||
0x0 0x20000000
|
0x0 0x20000000
|
||||||
|
|
||||||
0x1000000 0x0 0x0
|
0x1000000 0x0 0x0
|
||||||
|
|
|
@ -1,7 +1,7 @@
|
||||||
/*
|
/*
|
||||||
* P2020 RDB Device Tree Source
|
* P2020 RDB Device Tree Source
|
||||||
*
|
*
|
||||||
* Copyright 2009 Freescale Semiconductor Inc.
|
* Copyright 2009-2011 Freescale Semiconductor Inc.
|
||||||
*
|
*
|
||||||
* This program is free software; you can redistribute it and/or modify it
|
* This program is free software; you can redistribute it and/or modify it
|
||||||
* under the terms of the GNU General Public License as published by the
|
* under the terms of the GNU General Public License as published by the
|
||||||
|
@ -537,7 +537,7 @@
|
||||||
reg = <0 0xffe09000 0 0x1000>;
|
reg = <0 0xffe09000 0 0x1000>;
|
||||||
bus-range = <0 255>;
|
bus-range = <0 255>;
|
||||||
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
|
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
|
||||||
0x1000000 0x0 0x00000000 0 0xffc30000 0x0 0x10000>;
|
0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
|
||||||
clock-frequency = <33333333>;
|
clock-frequency = <33333333>;
|
||||||
interrupt-parent = <&mpic>;
|
interrupt-parent = <&mpic>;
|
||||||
interrupts = <25 2>;
|
interrupts = <25 2>;
|
||||||
|
@ -564,8 +564,8 @@
|
||||||
#address-cells = <3>;
|
#address-cells = <3>;
|
||||||
reg = <0 0xffe0a000 0 0x1000>;
|
reg = <0 0xffe0a000 0 0x1000>;
|
||||||
bus-range = <0 255>;
|
bus-range = <0 255>;
|
||||||
ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
|
ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
|
||||||
0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
|
0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
|
||||||
clock-frequency = <33333333>;
|
clock-frequency = <33333333>;
|
||||||
interrupt-parent = <&mpic>;
|
interrupt-parent = <&mpic>;
|
||||||
interrupts = <26 2>;
|
interrupts = <26 2>;
|
||||||
|
@ -574,8 +574,8 @@
|
||||||
#size-cells = <2>;
|
#size-cells = <2>;
|
||||||
#address-cells = <3>;
|
#address-cells = <3>;
|
||||||
device_type = "pci";
|
device_type = "pci";
|
||||||
ranges = <0x2000000 0x0 0xc0000000
|
ranges = <0x2000000 0x0 0x80000000
|
||||||
0x2000000 0x0 0xc0000000
|
0x2000000 0x0 0x80000000
|
||||||
0x0 0x20000000
|
0x0 0x20000000
|
||||||
|
|
||||||
0x1000000 0x0 0x0
|
0x1000000 0x0 0x0
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
* This dts file allows core0 to have memory, l2, i2c, spi, gpio, dma1, usb,
|
* This dts file allows core0 to have memory, l2, i2c, spi, gpio, dma1, usb,
|
||||||
* eth1, eth2, sdhc, crypto, global-util, pci0.
|
* eth1, eth2, sdhc, crypto, global-util, pci0.
|
||||||
*
|
*
|
||||||
* Copyright 2009 Freescale Semiconductor Inc.
|
* Copyright 2009-2011 Freescale Semiconductor Inc.
|
||||||
*
|
*
|
||||||
* This program is free software; you can redistribute it and/or modify it
|
* This program is free software; you can redistribute it and/or modify it
|
||||||
* under the terms of the GNU General Public License as published by the
|
* under the terms of the GNU General Public License as published by the
|
||||||
|
@ -342,7 +342,7 @@
|
||||||
reg = <0 0xffe09000 0 0x1000>;
|
reg = <0 0xffe09000 0 0x1000>;
|
||||||
bus-range = <0 255>;
|
bus-range = <0 255>;
|
||||||
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
|
ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
|
||||||
0x1000000 0x0 0x00000000 0 0xffc30000 0x0 0x10000>;
|
0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
|
||||||
clock-frequency = <33333333>;
|
clock-frequency = <33333333>;
|
||||||
interrupt-parent = <&mpic>;
|
interrupt-parent = <&mpic>;
|
||||||
interrupts = <25 2>;
|
interrupts = <25 2>;
|
||||||
|
|
|
@ -7,7 +7,7 @@
|
||||||
*
|
*
|
||||||
* Please note to add "-b 1" for core1's dts compiling.
|
* Please note to add "-b 1" for core1's dts compiling.
|
||||||
*
|
*
|
||||||
* Copyright 2009 Freescale Semiconductor Inc.
|
* Copyright 2009-2011 Freescale Semiconductor Inc.
|
||||||
*
|
*
|
||||||
* This program is free software; you can redistribute it and/or modify it
|
* This program is free software; you can redistribute it and/or modify it
|
||||||
* under the terms of the GNU General Public License as published by the
|
* under the terms of the GNU General Public License as published by the
|
||||||
|
@ -162,8 +162,8 @@
|
||||||
#address-cells = <3>;
|
#address-cells = <3>;
|
||||||
reg = <0 0xffe0a000 0 0x1000>;
|
reg = <0 0xffe0a000 0 0x1000>;
|
||||||
bus-range = <0 255>;
|
bus-range = <0 255>;
|
||||||
ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
|
ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
|
||||||
0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
|
0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
|
||||||
clock-frequency = <33333333>;
|
clock-frequency = <33333333>;
|
||||||
interrupt-parent = <&mpic>;
|
interrupt-parent = <&mpic>;
|
||||||
interrupts = <26 2>;
|
interrupts = <26 2>;
|
||||||
|
@ -172,8 +172,8 @@
|
||||||
#size-cells = <2>;
|
#size-cells = <2>;
|
||||||
#address-cells = <3>;
|
#address-cells = <3>;
|
||||||
device_type = "pci";
|
device_type = "pci";
|
||||||
ranges = <0x2000000 0x0 0xc0000000
|
ranges = <0x2000000 0x0 0x80000000
|
||||||
0x2000000 0x0 0xc0000000
|
0x2000000 0x0 0x80000000
|
||||||
0x0 0x20000000
|
0x0 0x20000000
|
||||||
|
|
||||||
0x1000000 0x0 0x0
|
0x1000000 0x0 0x0
|
||||||
|
|
Loading…
Reference in New Issue