hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mtd: pxa3xx_nand: condense the flash definition 

Adding a new flash definition would need less code.
Keep the platform passing flash definition method.
If one flash is both defined in platform data and builtin table,
driver would select the one from platform data first.

By this way, platform could select the timing most suit for itself,
not need to follow the common settings.

Signed-off-by: Lei Wen <leiwen@marvell.com>
Signed-off-by: Haojian Zhuang <haojian.zhuang@marvell.com>
Acked-by: Eric Miao <eric.y.miao@gmail.com>
Signed-off-by: Artem Bityutskiy <Artem.Bityutskiy@nokia.com>
Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
This commit is contained in:
Lei Wen 2010-08-17 13:50:23 +08:00 committed by David Woodhouse
parent 13ed7aed45
commit c1f82478c5
3 changed files with 24 additions and 171 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
arch/arm/plat-pxa/include/plat/pxa3xx_nand.h
View File

@ -30,15 +30,15 @@ struct pxa3xx_nand_cmdset {
}; };
struct pxa3xx_nand_flash { struct pxa3xx_nand_flash {
const struct pxa3xx_nand_timing *timing; /* NAND Flash timing */ uint32_t chip_id;
const struct pxa3xx_nand_cmdset *cmdset; unsigned int page_per_block; /* Pages per block (PG_PER_BLK) */
unsigned int page_size; /* Page size in bytes (PAGE_SZ) */
unsigned int flash_width; /* Width of Flash memory (DWIDTH_M) */
unsigned int dfc_width; /* Width of flash controller(DWIDTH_C) */
unsigned int num_blocks; /* Number of physical blocks in Flash */
uint32_t page_per_block;/* Pages per block (PG_PER_BLK) */ struct pxa3xx_nand_cmdset *cmdset; /* NAND command set */
uint32_t page_size; /* Page size in bytes (PAGE_SZ) */ struct pxa3xx_nand_timing *timing; /* NAND Flash timing */
uint32_t flash_width; /* Width of Flash memory (DWIDTH_M) */
uint32_t dfc_width; /* Width of flash controller(DWIDTH_C) */
uint32_t num_blocks; /* Number of physical blocks in Flash */
uint32_t chip_id;
}; };
struct pxa3xx_nand_platform_data { struct pxa3xx_nand_platform_data {

7
drivers/mtd/nand/Kconfig
View File

@ -400,13 +400,6 @@ config MTD_NAND_PXA3xx
This enables the driver for the NAND flash device found on This enables the driver for the NAND flash device found on
PXA3xx processors PXA3xx processors
config MTD_NAND_PXA3xx_BUILTIN
bool "Use builtin definitions for some NAND chips (deprecated)"
depends on MTD_NAND_PXA3xx
help
This enables builtin definitions for some NAND chips. This
is deprecated in favor of platform specific data.
config MTD_NAND_CM_X270 config MTD_NAND_CM_X270
tristate "Support for NAND Flash on CM-X270 modules" tristate "Support for NAND Flash on CM-X270 modules"
depends on MACH_ARMCORE depends on MACH_ARMCORE

172
drivers/mtd/nand/pxa3xx_nand.c
View File

@ -176,21 +176,7 @@ MODULE_PARM_DESC(use_dma, "enable DMA for data transfering to/from NAND HW");
*/ */
static struct pxa3xx_nand_timing default_timing; static struct pxa3xx_nand_timing default_timing;
static struct pxa3xx_nand_flash default_flash; static struct pxa3xx_nand_flash default_flash;
static struct pxa3xx_nand_cmdset default_cmdset = {
static struct pxa3xx_nand_cmdset smallpage_cmdset = {
.read1 = 0x0000,
.read2 = 0x0050,
.program = 0x1080,
.read_status = 0x0070,
.read_id = 0x0090,
.erase = 0xD060,
.reset = 0x00FF,
.lock = 0x002A,
.unlock = 0x2423,
.lock_status = 0x007A,
};
static struct pxa3xx_nand_cmdset largepage_cmdset = {
.read1 = 0x3000, .read1 = 0x3000,
.read2 = 0x0050, .read2 = 0x0050,
.program = 0x1080, .program = 0x1080,
@ -203,143 +189,23 @@ static struct pxa3xx_nand_cmdset largepage_cmdset = {
.lock_status = 0x007A, .lock_status = 0x007A,
}; };
#ifdef CONFIG_MTD_NAND_PXA3xx_BUILTIN static struct pxa3xx_nand_timing timing[] = {
static struct pxa3xx_nand_timing samsung512MbX16_timing = { { 10, 0, 20, 40, 30, 40, 11123, 110, 10, },
.tCH = 10, { 10, 25, 15, 25, 15, 30, 25000, 60, 10, },
.tCS = 0, { 10, 35, 15, 25, 15, 25, 25000, 60, 10, },
.tWH = 20,
.tWP = 40,
.tRH = 30,
.tRP = 40,
.tR = 11123,
.tWHR = 110,
.tAR = 10,
}; };
static struct pxa3xx_nand_flash samsung512MbX16 = { static struct pxa3xx_nand_flash builtin_flash_types[] = {
.timing = &samsung512MbX16_timing, { 0x46ec, 32, 512, 16, 16, 4096, &default_cmdset, &timing[0] },
.cmdset = &smallpage_cmdset, { 0xdaec, 64, 2048, 8, 8, 2048, &default_cmdset, &timing[0] },
.page_per_block = 32, { 0xd7ec, 128, 4096, 8, 8, 8192, &default_cmdset, &timing[0] },
.page_size = 512, { 0xa12c, 64, 2048, 8, 8, 1024, &default_cmdset, &timing[1] },
.flash_width = 16, { 0xb12c, 64, 2048, 16, 16, 1024, &default_cmdset, &timing[1] },
.dfc_width = 16, { 0xdc2c, 64, 2048, 8, 8, 4096, &default_cmdset, &timing[1] },
.num_blocks = 4096, { 0xcc2c, 64, 2048, 16, 16, 4096, &default_cmdset, &timing[1] },
.chip_id = 0x46ec, { 0xba20, 64, 2048, 16, 16, 2048, &default_cmdset, &timing[2] },
}; };
static struct pxa3xx_nand_flash samsung2GbX8 = {
.timing = &samsung512MbX16_timing,
.cmdset = &smallpage_cmdset,
.page_per_block = 64,
.page_size = 2048,
.flash_width = 8,
.dfc_width = 8,
.num_blocks = 2048,
.chip_id = 0xdaec,
};
static struct pxa3xx_nand_flash samsung32GbX8 = {
.timing = &samsung512MbX16_timing,
.cmdset = &smallpage_cmdset,
.page_per_block = 128,
.page_size = 4096,
.flash_width = 8,
.dfc_width = 8,
.num_blocks = 8192,
.chip_id = 0xd7ec,
};
static struct pxa3xx_nand_timing micron_timing = {
.tCH = 10,
.tCS = 25,
.tWH = 15,
.tWP = 25,
.tRH = 15,
.tRP = 30,
.tR = 25000,
.tWHR = 60,
.tAR = 10,
};
static struct pxa3xx_nand_flash micron1GbX8 = {
.timing = &micron_timing,
.cmdset = &largepage_cmdset,
.page_per_block = 64,
.page_size = 2048,
.flash_width = 8,
.dfc_width = 8,
.num_blocks = 1024,
.chip_id = 0xa12c,
};
static struct pxa3xx_nand_flash micron1GbX16 = {
.timing = &micron_timing,
.cmdset = &largepage_cmdset,
.page_per_block = 64,
.page_size = 2048,
.flash_width = 16,
.dfc_width = 16,
.num_blocks = 1024,
.chip_id = 0xb12c,
};
static struct pxa3xx_nand_flash micron4GbX8 = {
.timing = &micron_timing,
.cmdset = &largepage_cmdset,
.page_per_block = 64,
.page_size = 2048,
.flash_width = 8,
.dfc_width = 8,
.num_blocks = 4096,
.chip_id = 0xdc2c,
};
static struct pxa3xx_nand_flash micron4GbX16 = {
.timing = &micron_timing,
.cmdset = &largepage_cmdset,
.page_per_block = 64,
.page_size = 2048,
.flash_width = 16,
.dfc_width = 16,
.num_blocks = 4096,
.chip_id = 0xcc2c,
};
static struct pxa3xx_nand_timing stm2GbX16_timing = {
.tCH = 10,
.tCS = 35,
.tWH = 15,
.tWP = 25,
.tRH = 15,
.tRP = 25,
.tR = 25000,
.tWHR = 60,
.tAR = 10,
};
static struct pxa3xx_nand_flash stm2GbX16 = {
.timing = &stm2GbX16_timing,
.cmdset = &largepage_cmdset,
.page_per_block = 64,
.page_size = 2048,
.flash_width = 16,
.dfc_width = 16,
.num_blocks = 2048,
.chip_id = 0xba20,
};
static struct pxa3xx_nand_flash *builtin_flash_types[] = {
&samsung512MbX16,
&samsung2GbX8,
&samsung32GbX8,
&micron1GbX8,
&micron1GbX16,
&micron4GbX8,
&micron4GbX16,
&stm2GbX16,
};
#endif /* CONFIG_MTD_NAND_PXA3xx_BUILTIN */
#define NDTR0_tCH(c) (min((c), 7) << 19) #define NDTR0_tCH(c) (min((c), 7) << 19)
#define NDTR0_tCS(c) (min((c), 7) << 16) #define NDTR0_tCS(c) (min((c), 7) << 16)
#define NDTR0_tWH(c) (min((c), 7) << 11) #define NDTR0_tWH(c) (min((c), 7) << 11)
@ -1027,11 +893,6 @@ static int pxa3xx_nand_detect_config(struct pxa3xx_nand_info *info)
default_flash.flash_width = ndcr & NDCR_DWIDTH_M ? 16 : 8; default_flash.flash_width = ndcr & NDCR_DWIDTH_M ? 16 : 8;
default_flash.dfc_width = ndcr & NDCR_DWIDTH_C ? 16 : 8; default_flash.dfc_width = ndcr & NDCR_DWIDTH_C ? 16 : 8;
if (default_flash.page_size == 2048)
default_flash.cmdset = &largepage_cmdset;
else
default_flash.cmdset = &smallpage_cmdset;
/* set info fields needed to __readid */ /* set info fields needed to __readid */
info->flash_info = &default_flash; info->flash_info = &default_flash;
info->read_id_bytes = (default_flash.page_size == 2048) ? 4 : 2; info->read_id_bytes = (default_flash.page_size == 2048) ? 4 : 2;
@ -1068,6 +929,7 @@ static int pxa3xx_nand_detect_config(struct pxa3xx_nand_info *info)
pxa3xx_nand_detect_timing(info, &default_timing); pxa3xx_nand_detect_timing(info, &default_timing);
default_flash.timing = &default_timing; default_flash.timing = &default_timing;
default_flash.cmdset = &default_cmdset;
return 0; return 0;
} }
@ -1096,10 +958,9 @@ static int pxa3xx_nand_detect_flash(struct pxa3xx_nand_info *info,
return 0; return 0;
} }
#ifdef CONFIG_MTD_NAND_PXA3xx_BUILTIN
for (i = 0; i < ARRAY_SIZE(builtin_flash_types); i++) { for (i = 0; i < ARRAY_SIZE(builtin_flash_types); i++) {
f = builtin_flash_types[i]; f = &builtin_flash_types[i];
if (pxa3xx_nand_config_flash(info, f)) if (pxa3xx_nand_config_flash(info, f))
continue; continue;
@ -1110,7 +971,6 @@ static int pxa3xx_nand_detect_flash(struct pxa3xx_nand_info *info,
if (id == f->chip_id) if (id == f->chip_id)
return 0; return 0;
} }
#endif
dev_warn(&info->pdev->dev, dev_warn(&info->pdev->dev,
"failed to detect configured nand flash; found %04x instead of\n", "failed to detect configured nand flash; found %04x instead of\n",