hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

ASPEED device tree updates for 4.16 

Clock driver support:
 
  Rework all platforms to use proper clock bindings. Linux should now boot
  upstream kernels on ast2400 and ast2500 platforms without out of tree
  patches.
 
 New systems:
 
  Witherspoon: OpenPower Power9 server manufactured by IBM that uses the ASPEED ast2500
  Zaius: OpenPower Power9 server manufactured by Invatech that uses the ASPEED ast2500
  Q71L: Intel Xeon server manufactured by Qanta that uses the ASPEED ast2400
 
  We also see updates to the Palmetto and Romulus systems to bring them in
  line with the functionality of those above.
 
  The systems take advantage of recently added drivers for LPC Snoop
  device and the PWM/Tachometer fan controller.
 
 OpenBMC flash layout:
 
  The flash layout used OpenBMC systems is added and the device trees now
  use it.
 -----BEGIN PGP SIGNATURE-----
 
 iQIcBAABCAAGBQJaSxoRAAoJEGt2WQeBR3CeiPgP/iBQ9qidGwAAGEAeg2UDnM6u
 5oyFj6oMEE7oifUdCxgwWUv9S4TJqev7ux5vsp8d5iqd7bTmxTexRoAbhsADOnxz
 UlCibUVQm6ai5tDe1e9cSVtylo08PYi9yafLyQ37DPsvbkj+HrUN5RT0VXYKDMKL
 zV0X5jAZ49AAbekAGEFXIZsqFz9vEL2Z/6a8zHl2igRd/rlwLtMUdqeRdZKYIUJu
 SFPa7OCTKUFX44tD8tUh+VUabOHjgGM4ObeKm6ePAAtVnZ/fkaVM3wna7p1iCnJt
 o+6ZD3wnrDvfK8hNN+fdV7i4060B3G6CLjBsoJLWUl2/DEOedfW067vr1o8EvkYX
 jZvILGwAY7P5e6Y/7ugb46KKk/X/J4ViunPpjbzA/vLXpo7oafKF1DlzAa4jNkoT
 n/VyYu6Q1Xzh/axa7XUeqZIbBqzwuhSVA1NLrCwghSg/GPYHM4OyzjIunfuLlHSR
 6Z1yy4KSmDDDHJx3gAMcxyBEVPm0g7d82e/OZDzaaapuKiFzSvH1OPYaK45944hn
 9JspNS6zpGzUBpnMRfYCL76+UDOKugg6Gdctlj6A2BOHd+bRAxVeN9R+jZe7q/0w
 kNgySXI27rnZbc9nSNPDj2epm6DcQZwgq0kQUS07avrI4kccj8Lq0dDDlybePwCB
 2T0s8+XhGiPSPht6W1jw
 =H9im
 -----END PGP SIGNATURE-----

Merge tag 'aspeed-4.16-devicetree' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/joel/aspeed into next/dt

Pull "ASPEED device tree updates for 4.16" from Joel Stanley:

Clock driver support:

 Rework all platforms to use proper clock bindings. Linux should now boot
 upstream kernels on ast2400 and ast2500 platforms without out of tree
 patches.

New systems:

 Witherspoon: OpenPower Power9 server manufactured by IBM that uses the ASPEED ast2500
 Zaius: OpenPower Power9 server manufactured by Invatech that uses the ASPEED ast2500
 Q71L: Intel Xeon server manufactured by Qanta that uses the ASPEED ast2400

 We also see updates to the Palmetto and Romulus systems to bring them in
 line with the functionality of those above.

 The systems take advantage of recently added drivers for LPC Snoop
 device and the PWM/Tachometer fan controller.

OpenBMC flash layout:

 The flash layout used OpenBMC systems is added and the device trees now
 use it.

* tag 'aspeed-4.16-devicetree' of ssh://gitolite.kernel.org/pub/scm/linux/kernel/git/joel/aspeed:
  ARM: dts: aspeed-evb: Add unit name to memory node
  ARM: dts: aspeed-plametto: Add flash layout and fix memory node
  ARM: dts: aspeed-romulus: Update Romulus system
  ARM: dts: aspeed: Add Qanta Q71L BMC machine
  ARM: dts: aspeed: Add Ingrasys Zaius BMC machine
  ARM: dts: aspeed: Add Witherspoon BMC machine
  ARM: dts: aspeed: Sort ASPEED entries in makefile
  ARM: dts: Add OpenBMC flash layout
  ARM: dts: aspeed: Update license headers
  ARM: dts: aspeed: Remove skeleton.dtsi
  ARM: dts: aspeed: Add LPC Snoop device
  ARM: dts: aspeed: Add PWM and tachometer node
  ARM: dts: aspeed: Add clock phandle to GPIO
  ARM: dts: aspeed: Add flash controller clocks
  ARM: dts: aspeed: Add watchdog clocks
  ARM: dts: aspeed: Add MAC clocks
  ARM: dts: aspeed: Add proper clock references
  ARM: dts: aspeed: Add LPC and child devices
  dt-bindings: gpio: Add ASPEED constants
  dt-bindings: clock: Add ASPEED constants

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2018-01-05 17:06:04 +01:00
parent 7598a4e035 e40ed27448
commit b55eb1ae91
12 changed files with 1888 additions and 150 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/boot/dts/Makefile
View File

@ -1107,6 +1107,10 @@ dtb-$(CONFIG_ARCH_MEDIATEK) += \
mt8127-moose.dtb \ mt8127-moose.dtb \
mt8135-evbp1.dtb mt8135-evbp1.dtb
dtb-$(CONFIG_ARCH_ZX) += zx296702-ad1.dtb dtb-$(CONFIG_ARCH_ZX) += zx296702-ad1.dtb
dtb-$(CONFIG_ARCH_ASPEED) += aspeed-bmc-opp-palmetto.dtb \ dtb-$(CONFIG_ARCH_ASPEED) += \
aspeed-ast2500-evb.dtb \
aspeed-bmc-opp-palmetto.dtb \
aspeed-bmc-opp-romulus.dtb \ aspeed-bmc-opp-romulus.dtb \
aspeed-ast2500-evb.dtb aspeed-bmc-opp-witherspoon.dtb \
aspeed-bmc-opp-zaius.dtb \
aspeed-bmc-quanta-q71l.dtb

4
arch/arm/boot/dts/aspeed-ast2500-evb.dts
View File

@ -1,4 +1,4 @@
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0+
/dts-v1/; /dts-v1/;
#include "aspeed-g5.dtsi" #include "aspeed-g5.dtsi"
@ -16,7 +16,7 @@
bootargs = "console=ttyS4,115200 earlyprintk"; bootargs = "console=ttyS4,115200 earlyprintk";
}; };
memory { memory@80000000 {
reg = <0x80000000 0x20000000>; reg = <0x80000000 0x20000000>;
}; };
}; };

5
arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts
View File

@ -1,4 +1,4 @@
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0+
/dts-v1/; /dts-v1/;
#include "aspeed-g4.dtsi" #include "aspeed-g4.dtsi"
@ -12,7 +12,7 @@
bootargs = "console=ttyS4,115200 earlyprintk"; bootargs = "console=ttyS4,115200 earlyprintk";
}; };
memory { memory@40000000 {
reg = <0x40000000 0x20000000>; reg = <0x40000000 0x20000000>;
}; };
@ -34,6 +34,7 @@
status = "okay"; status = "okay";
m25p,fast-read; m25p,fast-read;
label = "bmc"; label = "bmc";
#include "openbmc-flash-layout.dtsi"
}; };
}; };

135
arch/arm/boot/dts/aspeed-bmc-opp-romulus.dts
View File

@ -1,23 +1,19 @@
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0+
/dts-v1/; /dts-v1/;
#include "aspeed-g5.dtsi" #include "aspeed-g5.dtsi"
#include <dt-bindings/gpio/aspeed-gpio.h>
/ { / {
model = "Romulus BMC"; model = "Romulus BMC";
compatible = "ibm,romulus-bmc", "aspeed,ast2500"; compatible = "ibm,romulus-bmc", "aspeed,ast2500";
aliases {
serial4 = &uart5;
};
chosen { chosen {
stdout-path = &uart5; stdout-path = &uart5;
bootargs = "console=ttyS4,115200 earlyprintk"; bootargs = "console=ttyS4,115200 earlyprintk";
}; };
memory { memory@80000000 {
reg = <0x80000000 0x40000000>; reg = <0x80000000 0x20000000>;
}; };
reserved-memory { reserved-memory {
@ -29,6 +25,49 @@
no-map; no-map;
reg = <0xbf000000 0x01000000>; /* 16M */ reg = <0xbf000000 0x01000000>; /* 16M */
}; };
flash_memory: region@98000000 {
no-map;
reg = <0x98000000 0x04000000>; /* 64M */
};
};
leds {
compatible = "gpio-leds";
fault {
gpios = <&gpio ASPEED_GPIO(N, 2) GPIO_ACTIVE_LOW>;
};
identify {
gpios = <&gpio ASPEED_GPIO(N, 4) GPIO_ACTIVE_HIGH>;
};
power {
gpios = <&gpio ASPEED_GPIO(R, 5) GPIO_ACTIVE_LOW>;
};
};
fsi: gpio-fsi {
compatible = "fsi-master-gpio", "fsi-master";
#address-cells = <2>;
#size-cells = <0>;
clock-gpios = <&gpio ASPEED_GPIO(AA, 0) GPIO_ACTIVE_HIGH>;
data-gpios = <&gpio ASPEED_GPIO(AA, 2) GPIO_ACTIVE_HIGH>;
mux-gpios = <&gpio ASPEED_GPIO(A, 6) GPIO_ACTIVE_HIGH>;
enable-gpios = <&gpio ASPEED_GPIO(D, 0) GPIO_ACTIVE_HIGH>;
trans-gpios = <&gpio ASPEED_GPIO(R, 2) GPIO_ACTIVE_HIGH>;
};
gpio-keys {
compatible = "gpio-keys";
checkstop {
label = "checkstop";
gpios = <&gpio ASPEED_GPIO(J, 2) GPIO_ACTIVE_LOW>;
linux,code = <ASPEED_GPIO(J, 2)>;
};
}; };
}; };
@ -38,6 +77,7 @@
status = "okay"; status = "okay";
m25p,fast-read; m25p,fast-read;
label = "bmc"; label = "bmc";
#include "openbmc-flash-layout.dtsi"
}; };
}; };
@ -53,6 +93,12 @@
}; };
}; };
&lpc_ctrl {
status = "okay";
memory-region = <&flash_memory>;
flash = <&spi1>;
};
&uart1 { &uart1 {
/* Rear RS-232 connector */ /* Rear RS-232 connector */
status = "okay"; status = "okay";
@ -81,6 +127,10 @@
pinctrl-0 = <&pinctrl_rmii1_default>; pinctrl-0 = <&pinctrl_rmii1_default>;
}; };
&i2c1 {
status = "okay";
};
&i2c2 { &i2c2 {
status = "okay"; status = "okay";
}; };
@ -133,8 +183,77 @@
&i2c12 { &i2c12 {
status = "okay"; status = "okay";
max31785@52 {
compatible = "maxim,max31785";
reg = <0x52>;
};
};
&gpio {
nic_func_mode0 {
gpio-hog;
gpios = <ASPEED_GPIO(D, 3) GPIO_ACTIVE_HIGH>;
output-low;
line-name = "nic_func_mode0";
};
nic_func_mode1 {
gpio-hog;
gpios = <ASPEED_GPIO(D, 4) GPIO_ACTIVE_HIGH>;
output-low;
line-name = "nic_func_mode1";
};
}; };
&vuart { &vuart {
status = "okay"; status = "okay";
}; };
&gfx {
status = "okay";
};
&pinctrl {
aspeed,external-nodes = <&gfx &lhc>;
};
&pwm_tacho {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default>;
fan@0 {
reg = <0x00>;
aspeed,fan-tach-ch = /bits/ 8 <0x08>;
};
fan@1 {
reg = <0x00>;
aspeed,fan-tach-ch = /bits/ 8 <0x09>;
};
fan@2 {
reg = <0x01>;
aspeed,fan-tach-ch = /bits/ 8 <0x0a>;
};
fan@3 {
reg = <0x01>;
aspeed,fan-tach-ch = /bits/ 8 <0x0b>;
};
fan@4 {
reg = <0x00>;
aspeed,fan-tach-ch = /bits/ 8 <0x0c>;
};
fan@5 {
reg = <0x00>;
aspeed,fan-tach-ch = /bits/ 8 <0x0d>;
};
fan@6 {
reg = <0x01>;
aspeed,fan-tach-ch = /bits/ 8 <0x0e>;
};
};

548
arch/arm/boot/dts/aspeed-bmc-opp-witherspoon.dts Normal file
View File

@ -0,0 +1,548 @@
// SPDX-License-Identifier: GPL-2.0+
/dts-v1/;
#include "aspeed-g5.dtsi"
#include <dt-bindings/gpio/aspeed-gpio.h>
#include <dt-bindings/leds/leds-pca955x.h>
/ {
model = "Witherspoon BMC";
compatible = "ibm,witherspoon-bmc", "aspeed,ast2500";
chosen {
stdout-path = &uart5;
bootargs = "console=ttyS4,115200 earlyprintk";
};
memory@80000000 {
reg = <0x80000000 0x20000000>;
};
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
flash_memory: region@98000000 {
no-map;
reg = <0x98000000 0x04000000>; /* 64M */
};
};
gpio-keys-polled {
compatible = "gpio-keys-polled";
#address-cells = <1>;
#size-cells = <0>;
poll-interval = <1000>;
fan0-presence {
label = "fan0-presence";
gpios = <&pca0 4 GPIO_ACTIVE_LOW>;
linux,code = <4>;
};
fan1-presence {
label = "fan1-presence";
gpios = <&pca0 5 GPIO_ACTIVE_LOW>;
linux,code = <5>;
};
fan2-presence {
label = "fan2-presence";
gpios = <&pca0 6 GPIO_ACTIVE_LOW>;
linux,code = <6>;
};
fan3-presence {
label = "fan3-presence";
gpios = <&pca0 7 GPIO_ACTIVE_LOW>;
linux,code = <7>;
};
};
leds {
compatible = "gpio-leds";
fan0 {
retain-state-shutdown;
default-state = "keep";
gpios = <&pca0 0 GPIO_ACTIVE_LOW>;
};
fan1 {
retain-state-shutdown;
default-state = "keep";
gpios = <&pca0 1 GPIO_ACTIVE_LOW>;
};
fan2 {
retain-state-shutdown;
default-state = "keep";
gpios = <&pca0 2 GPIO_ACTIVE_LOW>;
};
fan3 {
retain-state-shutdown;
default-state = "keep";
gpios = <&pca0 3 GPIO_ACTIVE_LOW>;
};
front-fault {
retain-state-shutdown;
default-state = "keep";
gpios = <&pca0 13 GPIO_ACTIVE_LOW>;
};
front-power {
retain-state-shutdown;
default-state = "keep";
gpios = <&pca0 14 GPIO_ACTIVE_LOW>;
};
front-id {
retain-state-shutdown;
default-state = "keep";
gpios = <&pca0 15 GPIO_ACTIVE_LOW>;
};
rear-fault {
gpios = <&gpio ASPEED_GPIO(N, 2) GPIO_ACTIVE_LOW>;
};
rear-id {
gpios = <&gpio ASPEED_GPIO(N, 4) GPIO_ACTIVE_LOW>;
};
rear-power {
gpios = <&gpio ASPEED_GPIO(N, 3) GPIO_ACTIVE_LOW>;
};
power-button {
gpios = <&gpio ASPEED_GPIO(R, 5) GPIO_ACTIVE_LOW>;
};
};
fsi: gpio-fsi {
compatible = "fsi-master-gpio", "fsi-master";
#address-cells = <2>;
#size-cells = <0>;
clock-gpios = <&gpio ASPEED_GPIO(AA, 0) GPIO_ACTIVE_HIGH>;
data-gpios = <&gpio ASPEED_GPIO(E, 0) GPIO_ACTIVE_HIGH>;
mux-gpios = <&gpio ASPEED_GPIO(A, 6) GPIO_ACTIVE_HIGH>;
enable-gpios = <&gpio ASPEED_GPIO(D, 0) GPIO_ACTIVE_HIGH>;
trans-gpios = <&gpio ASPEED_GPIO(R, 2) GPIO_ACTIVE_HIGH>;
};
iio-hwmon-dps310 {
compatible = "iio-hwmon";
io-channels = <&dps 0>;
};
iio-hwmon-bmp280 {
compatible = "iio-hwmon";
io-channels = <&bmp 1>;
};
};
&fmc {
status = "okay";
flash@0 {
status = "okay";
label = "bmc";
m25p,fast-read;
#include "openbmc-flash-layout.dtsi"
};
flash@1 {
status = "okay";
label = "alt";
m25p,fast-read;
};
};
&spi1 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_spi1_default>;
flash@0 {
status = "okay";
label = "pnor";
m25p,fast-read;
};
};
&uart1 {
/* Rear RS-232 connector */
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_txd1_default
&pinctrl_rxd1_default
&pinctrl_nrts1_default
&pinctrl_ndtr1_default
&pinctrl_ndsr1_default
&pinctrl_ncts1_default
&pinctrl_ndcd1_default
&pinctrl_nri1_default>;
};
&uart2 {
/* APSS */
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_txd2_default &pinctrl_rxd2_default>;
};
&uart5 {
status = "okay";
};
&lpc_ctrl {
status = "okay";
memory-region = <&flash_memory>;
flash = <&spi1>;
};
&mac0 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_rmii1_default>;
use-ncsi;
};
&i2c2 {
status = "okay";
/* MUX ->
* Samtec 1
* Samtec 2
*/
};
&i2c3 {
status = "okay";
bmp: bmp280@77 {
compatible = "bosch,bmp280";
reg = <0x77>;
#io-channel-cells = <1>;
};
max31785@52 {
compatible = "maxim,max31785a";
reg = <0x52>;
#address-cells = <1>;
#size-cells = <0>;
};
dps: dps310@76 {
compatible = "infineon,dps310";
reg = <0x76>;
#io-channel-cells = <0>;
};
pca0: pca9552@60 {
compatible = "nxp,pca9552";
reg = <0x60>;
#address-cells = <1>;
#size-cells = <0>;
gpio-controller;
#gpio-cells = <2>;
gpio@0 {
reg = <0>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@1 {
reg = <1>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@2 {
reg = <2>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@3 {
reg = <3>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@4 {
reg = <4>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@5 {
reg = <5>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@6 {
reg = <6>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@7 {
reg = <7>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@8 {
reg = <8>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@9 {
reg = <9>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@10 {
reg = <10>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@11 {
reg = <11>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@12 {
reg = <12>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@13 {
reg = <13>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@14 {
reg = <14>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@15 {
reg = <15>;
type = <PCA955X_TYPE_GPIO>;
};
};
power-supply@68 {
compatible = "ibm,cffps1";
reg = <0x68>;
};
power-supply@69 {
compatible = "ibm,cffps1";
reg = <0x69>;
};
};
&i2c4 {
status = "okay";
tmp423a@4c {
compatible = "ti,tmp423";
reg = <0x4c>;
};
ir35221@70 {
compatible = "infineon,ir35221";
reg = <0x70>;
};
ir35221@71 {
compatible = "infineon,ir35221";
reg = <0x71>;
};
};
&i2c5 {
status = "okay";
tmp423a@4c {
compatible = "ti,tmp423";
reg = <0x4c>;
};
ir35221@70 {
compatible = "infineon,ir35221";
reg = <0x70>;
};
ir35221@71 {
compatible = "infineon,ir35221";
reg = <0x71>;
};
};
&i2c9 {
status = "okay";
tmp275@4a {
compatible = "ti,tmp275";
reg = <0x4a>;
};
};
&i2c10 {
/* MUX
* -> PCIe Slot 3
* -> PCIe Slot 4
*/
status = "okay";
};
&i2c11 {
status = "okay";
pca9552: pca9552@60 {
compatible = "nxp,pca9552";
reg = <0x60>;
#address-cells = <1>;
#size-cells = <0>;
gpio-controller;
#gpio-cells = <2>;
gpio-line-names = "PS_SMBUS_RESET_N", "APSS_RESET_N",
"GPU0_TH_OVERT_N_BUFF", "GPU1_TH_OVERT_N_BUFF",
"GPU2_TH_OVERT_N_BUFF", "GPU3_TH_OVERT_N_BUFF",
"GPU4_TH_OVERT_N_BUFF", "GPU5_TH_OVERT_N_BUFF",
"GPU0_PWR_GOOD_BUFF", "GPU1_PWR_GOOD_BUFF",
"GPU2_PWR_GOOD_BUFF", "GPU3_PWR_GOOD_BUFF",
"GPU4_PWR_GOOD_BUFF", "GPU5_PWR_GOOD_BUFF",
"12V_BREAKER_FLT_N", "THROTTLE_UNLATCHED_N";
gpio@0 {
reg = <0>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@1 {
reg = <1>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@2 {
reg = <2>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@3 {
reg = <3>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@4 {
reg = <4>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@5 {
reg = <5>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@6 {
reg = <6>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@7 {
reg = <7>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@8 {
reg = <8>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@9 {
reg = <9>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@10 {
reg = <10>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@11 {
reg = <11>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@12 {
reg = <12>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@13 {
reg = <13>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@14 {
reg = <14>;
type = <PCA955X_TYPE_GPIO>;
};
gpio@15 {
reg = <15>;
type = <PCA955X_TYPE_GPIO>;
};
};
rtc@32 {
compatible = "epson,rx8900";
reg = <0x32>;
};
eeprom@51 {
compatible = "atmel,24c64";
reg = <0x51>;
};
ucd90160@64 {
compatible = "ti,ucd90160";
reg = <0x64>;
};
};
&i2c12 {
status = "okay";
};
&i2c13 {
status = "okay";
};
&vuart {
status = "okay";
};
&gfx {
status = "okay";
};
&pinctrl {
aspeed,external-nodes = <&gfx &lhc>;
};
&wdt1 {
aspeed,reset-type = "none";
aspeed,external-signal;
aspeed,ext-push-pull;
aspeed,ext-active-high;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_wdtrst1_default>;
};

426
arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts Normal file
View File

@ -0,0 +1,426 @@
// SPDX-License-Identifier: GPL-2.0
/dts-v1/;
#include "aspeed-g5.dtsi"
#include <dt-bindings/gpio/aspeed-gpio.h>
/ {
model = "Zaius BMC";
compatible = "ingrasys,zaius-bmc", "aspeed,ast2500";
chosen {
stdout-path = &uart5;
bootargs = "console=ttyS4,115200 earlyprintk";
};
memory@80000000 {
reg = <0x80000000 0x40000000>;
};
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
flash_memory: region@98000000 {
no-map;
reg = <0x98000000 0x04000000>; /* 64M */
};
};
onewire0 {
compatible = "w1-gpio";
gpios = <&gpio ASPEED_GPIO(H, 0) GPIO_ACTIVE_HIGH>;
};
onewire1 {
compatible = "w1-gpio";
gpios = <&gpio ASPEED_GPIO(H, 1) GPIO_ACTIVE_HIGH>;
};
onewire2 {
compatible = "w1-gpio";
gpios = <&gpio ASPEED_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
};
onewire3 {
compatible = "w1-gpio";
gpios = <&gpio ASPEED_GPIO(H, 3) GPIO_ACTIVE_HIGH>;
};
gpio-keys {
compatible = "gpio-keys";
checkstop {
label = "checkstop";
gpios = <&gpio ASPEED_GPIO(F, 7) GPIO_ACTIVE_LOW>;
linux,code = <ASPEED_GPIO(F, 7)>;
};
};
leds {
compatible = "gpio-leds";
sys_boot_status {
label = "System boot status";
gpios = <&gpio ASPEED_GPIO(D, 5) GPIO_ACTIVE_LOW>;
};
attention {
label = "Attention";
gpios = <&gpio ASPEED_GPIO(D, 6) GPIO_ACTIVE_LOW>;
};
plt_fault {
label = "Platform fault";
gpios = <&gpio ASPEED_GPIO(D, 7) GPIO_ACTIVE_LOW>;
};
hdd_fault {
label = "Onboard drive fault";
gpios = <&gpio ASPEED_GPIO(AA, 2) GPIO_ACTIVE_LOW>;
};
};
fsi: gpio-fsi {
compatible = "fsi-master-gpio", "fsi-master";
#address-cells = <2>;
#size-cells = <0>;
trans-gpios = <&gpio ASPEED_GPIO(O, 6) GPIO_ACTIVE_HIGH>;
enable-gpios = <&gpio ASPEED_GPIO(D, 0) GPIO_ACTIVE_HIGH>;
clock-gpios = <&gpio ASPEED_GPIO(G, 0) GPIO_ACTIVE_HIGH>;
data-gpios = <&gpio ASPEED_GPIO(G, 1) GPIO_ACTIVE_HIGH>;
mux-gpios = <&gpio ASPEED_GPIO(P, 6) GPIO_ACTIVE_HIGH>;
};
iio-hwmon {
compatible = "iio-hwmon";
io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>,
<&adc 4>, <&adc 5>, <&adc 6>, <&adc 7>,
<&adc 8>, <&adc 9>, <&adc 10>, <&adc 11>,
<&adc 13>, <&adc 14>, <&adc 15>;
};
iio-hwmon-battery {
compatible = "iio-hwmon";
io-channels = <&adc 12>;
};
};
&fmc {
status = "okay";
flash@0 {
status = "okay";
label = "bmc";
m25p,fast-read;
#include "openbmc-flash-layout.dtsi"
};
};
&spi1 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_spi1_default>;
flash@0 {
status = "okay";
label = "pnor";
m25p,fast-read;
};
};
&spi2 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_spi2ck_default
&pinctrl_spi2cs0_default
&pinctrl_spi2cs1_default
&pinctrl_spi2miso_default
&pinctrl_spi2mosi_default>;
flash@0 {
status = "okay";
};
};
&uart1 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_txd1_default
&pinctrl_rxd1_default>;
};
&lpc_ctrl {
status = "okay";
memory-region = <&flash_memory>;
flash = <&spi1>;
};
&lpc_snoop {
status = "okay";
snoop-ports = <0x80>;
};
&uart5 {
status = "okay";
};
&mac0 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_rmii1_default>;
use-ncsi;
};
&mac1 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_rgmii2_default &pinctrl_mdio2_default>;
};
&i2c0 {
status = "okay";
eeprom@50 {
compatible = "atmel,24c64";
reg = <0x50>;
pagesize = <32>;
};
rtc@68 {
compatible = "nxp,pcf8523";
reg = <0x68>;
};
ucd90160@64 {
compatible = "ti,ucd90160";
reg = <0x64>;
};
/* Power sequencer UCD90160 PMBUS @64h
* FRU AT24C64D @50h
* RTC PCF8523 @68h
* Clock buffer 9DBL04 @6dh
*/
};
&i2c1 {
status = "okay";
i2c-switch@71 {
compatible = "nxp,pca9546";
reg = <0x71>;
#address-cells = <1>;
#size-cells = <0>;
};
/* MUX1 PCA9546A @71h
* PCIe 0
* PCIe 1
* PCIe 2
* TPM header
*/
};
&i2c2 {
status = "disabled";
/* OCP Mezz Connector A (OOB SMBUS) */
};
&i2c3 {
status = "disabled";
/* OCP Mezz Connector A (PCIe slot SMBUS) */
};
&i2c4 {
status = "okay";
i2c-switch@71 {
compatible = "nxp,pca9546";
reg = <0x71>;
#address-cells = <1>;
#size-cells = <0>;
};
/* MUX1 PCA9546A @71h
* PCIe 3
* PCIe 4
*/
};
&i2c5 {
status = "disabled";
/* CPU0 PRM 0.7V */
/* CPU0 PRM 1.2V CH03 */
/* CPU0 PRM 0.8V */
/* CPU0 PRM 1.2V CH47 */
};
&i2c6 {
status = "disabled";
/* CPU1 PRM 0.7V */
/* CPU1 PRM 1.2V CH03 */
/* CPU1 PRM 0.8V */
/* CPU1 PRM 1.2V CH47 */
};
&i2c7 {
status = "okay";
pca9541a@70 {
compatible = "nxp,pca9541";
reg = <0x70>;
i2c-arb {
#address-cells = <1>;
#size-cells = <0>;
hotswap@54 {
compatible = "ti,lm5066i";
reg = <0x54>;
};
};
};
/* Master selector PCA9541A @70h (other master: CPU0)
* LM5066I PMBUS @10h
*/
/* 12V Quarter Brick DC/DC Converter Q54SJ12050 @61h */
power-brick@61 {
compatible = "delta,dps800";
reg = <0x61>;
};
/* CPU0 VR ISL68137 0.7V, 0.96V PMBUS @64h */
/* CPU0 VR ISL68137 1.2V CH03 PMBUS @40h */
/* CPU0 VR ISL68137 0.8V PMBUS @60h */
/* CPU0 VR 1.0V IR38064 I2C @11h, PMBUS @41h */
/* CPU0 VR ISL68137 1.2V CH47 PMBUS @41h */
};
&i2c8 {
status = "okay";
/* CPU1 VR ISL68137 0.7V, 0.96V PMBUS @65h */
/* CPU1 VR ISL68137 1.2V CH03 PMBUS @44h */
/* CPU1 VR ISL68137 0.8V PMBUS @61h */
/* CPU1 VR 1.0V IR38064 I2C @12h, PMBUS @42h */
/* CPU0 VR ISL68137 1.2V CH47 PMBUS @45h */
};
&i2c9 {
status = "disabled";
/* Fan board */
};
&i2c10 {
status = "disabled";
};
&i2c11 {
status = "disabled";
/* GPU sideband */
};
&i2c12 {
status = "disabled";
};
&i2c13 {
status = "disabled";
/* MUX PI3USB102
* CPU0 debug
* CPU1 debug
*/
};
&pinctrl {
aspeed,external-nodes = <&gfx &lhc>;
pinctrl_gpioh_unbiased: gpioi_unbiased {
pins = "A8", "C7", "B7", "A7", "D7", "B6", "A6", "E7";
bias-disable;
};
};
&gpio {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_gpioh_unbiased>;
line_iso_u146_en {
gpio-hog;
gpios = <ASPEED_GPIO(O, 4) GPIO_ACTIVE_HIGH>;
output-high;
line-name = "iso_u164_en";
};
ncsi_mux_en_n {
gpio-hog;
gpios = <ASPEED_GPIO(P, 0) GPIO_ACTIVE_HIGH>;
output-low;
line-name = "ncsi_mux_en_n";
};
line_bmc_i2c2_sw_rst_n {
gpio-hog;
gpios = <ASPEED_GPIO(P, 1) GPIO_ACTIVE_HIGH>;
output-high;
line-name = "bmc_i2c2_sw_rst_n";
};
line_bmc_i2c5_sw_rst_n {
gpio-hog;
gpios = <ASPEED_GPIO(P, 3) GPIO_ACTIVE_HIGH>;
output-high;
line-name = "bmc_i2c5_sw_rst_n";
};
};
&vuart {
status = "okay";
};
&gfx {
status = "okay";
};
&pwm_tacho {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default
&pinctrl_pwm2_default &pinctrl_pwm3_default>;
fan@0 {
reg = <0x00>;
aspeed,fan-tach-ch = /bits/ 8 <0x00>;
};
fan@1 {
reg = <0x01>;
aspeed,fan-tach-ch = /bits/ 8 <0x01>;
};
fan@2 {
reg = <0x02>;
aspeed,fan-tach-ch = /bits/ 8 <0x02>;
};
fan@3 {
reg = <0x03>;
aspeed,fan-tach-ch = /bits/ 8 <0x03>;
};
};

458
arch/arm/boot/dts/aspeed-bmc-quanta-q71l.dts Normal file
View File

@ -0,0 +1,458 @@
// SPDX-License-Identifier: GPL-2.0
/dts-v1/;
#include "aspeed-g4.dtsi"
#include <dt-bindings/gpio/aspeed-gpio.h>
/ {
model = "Quanta Q71L BMC";
compatible = "quanta,q71l-bmc", "aspeed,ast2400";
chosen {
stdout-path = &uart5;
bootargs = "console=ttyS4,115200 earlyprintk";
};
memory@40000000 {
reg = <0x40000000 0x8000000>;
};
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
vga_memory: framebuffer@47800000 {
no-map;
reg = <0x47800000 0x00800000>; /* 8MB */
};
};
leds {
compatible = "gpio-leds";
heartbeat {
gpios = <&gpio ASPEED_GPIO(B, 0) GPIO_ACTIVE_LOW>;
};
power {
gpios = <&gpio ASPEED_GPIO(B, 2) GPIO_ACTIVE_LOW>;
};
identify {
gpios = <&gpio ASPEED_GPIO(B, 3) GPIO_ACTIVE_LOW>;
};
};
iio-hwmon {
compatible = "iio-hwmon";
io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>,
<&adc 4>, <&adc 5>, <&adc 6>, <&adc 7>,
<&adc 8>, <&adc 9>, <&adc 10>;
};
iio-hwmon-battery {
compatible = "iio-hwmon";
io-channels = <&adc 11>;
};
i2c1mux: i2cmux {
compatible = "i2c-mux-gpio";
#address-cells = <1>;
#size-cells = <0>;
/* mux-gpios = <&sgpio 10 GPIO_ACTIVE_HIGH> */
i2c-parent = <&i2c1>;
};
};
&fmc {
status = "okay";
flash@0 {
status = "okay";
label = "bmc";
m25p,fast-read;
#include "openbmc-flash-layout.dtsi"
};
};
&spi {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_spi1_default>;
flash@0 {
status = "okay";
m25p,fast-read;
label = "pnor";
};
};
&pinctrl {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_vgahs_default &pinctrl_vgavs_default
&pinctrl_ddcclk_default &pinctrl_ddcdat_default>;
};
&lpc_snoop {
status = "okay";
snoop-ports = <0x80>;
};
&mac0 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_rmii1_default>;
use-ncsi;
};
&mac1 {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_rgmii2_default &pinctrl_mdio2_default>;
};
&uart5 {
status = "okay";
};
&i2c0 {
status = "okay";
};
&i2c1 {
status = "okay";
/* temp2 inlet */
tmp75@4c {
compatible = "ti,tmp75";
reg = <0x4c>;
};
/* temp3 */
tmp75@4e {
compatible = "ti,tmp75";
reg = <0x4e>;
};
/* temp1 */
tmp75@4f {
compatible = "ti,tmp75";
reg = <0x4f>;
};
/* Baseboard FRU */
eeprom@54 {
compatible = "atmel,24c64";
reg = <0x54>;
};
/* FP FRU */
eeprom@57 {
compatible = "atmel,24c64";
reg = <0x57>;
};
};
&i2c2 {
status = "okay";
/* 0: PCIe Slot 2,
* Slot 3,
* Slot 6,
* Slot 7
*/
i2c-switch@74 {
compatible = "nxp,pca9546";
reg = <0x74>;
#address-cells = <1>;
#size-cells = <0>;
i2c-mux-idle-disconnect; /* may use mux@77 next. */
i2c_pcie2: i2c@0 {
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
};
i2c_pcie3: i2c@1 {
#address-cells = <1>;
#size-cells = <0>;
reg = <1>;
};
i2c_pcie6: i2c@2 {
#address-cells = <1>;
#size-cells = <0>;
reg = <2>;
};
i2c_pcie7: i2c@3 {
#address-cells = <1>;
#size-cells = <0>;
reg = <3>;
};
};
/* 0: PCIe Slot 1,
* Slot 4,
* Slot 5,
* Slot 8,
* Slot 9,
* Slot 10,
* SSD 1,
* SSD 2
*/
i2c-switch@77 {
compatible = "nxp,pca9548";
#address-cells = <1>;
#size-cells = <0>;
reg = <0x77>;
i2c-mux-idle-disconnect; /* may use mux@74 next. */
i2c_pcie1: i2c@0 {
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
};
i2c_pcie4: i2c@1 {
#address-cells = <1>;
#size-cells = <0>;
reg = <1>;
};
i2c_pcie5: i2c@2 {
#address-cells = <1>;
#size-cells = <0>;
reg = <2>;
};
i2c_pcie8: i2c@3 {
#address-cells = <1>;
#size-cells = <0>;
reg = <3>;
};
i2c_pcie9: i2c@4 {
#address-cells = <1>;
#size-cells = <0>;
reg = <4>;
};
i2c_pcie10: i2c@5 {
#address-cells = <1>;
#size-cells = <0>;
reg = <5>;
};
i2c_ssd1: i2c@6 {
#address-cells = <1>;
#size-cells = <0>;
reg = <6>;
};
i2c_ssd2: i2c@7 {
#address-cells = <1>;
#size-cells = <0>;
reg = <7>;
};
};
};
&i2c3 {
status = "okay";
/* BIOS FRU */
eeprom@56 {
compatible = "atmel,24c64";
reg = <0x56>;
};
};
&i2c4 {
status = "okay";
};
&i2c5 {
status = "okay";
};
&i2c6 {
status = "okay";
};
&i2c7 {
status = "okay";
/* 0: PSU4
* PSU1
* PSU3
* PSU2
*/
i2c-switch@70 {
compatible = "nxp,pca9546";
reg = <0x70>;
#address-cells = <1>;
#size-cells = <0>;
i2c_psu4: i2c@0 {
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
};
i2c_psu1: i2c@1 {
#address-cells = <1>;
#size-cells = <0>;
reg = <1>;
};
i2c_psu3: i2c@2 {
#address-cells = <1>;
#size-cells = <0>;
reg = <2>;
};
i2c_psu2: i2c@3 {
#address-cells = <1>;
#size-cells = <0>;
reg = <3>;
};
};
/* PDB FRU */
eeprom@52 {
compatible = "atmel,24c64";
reg = <0x52>;
};
};
&i2c8 {
status = "okay";
/* BMC FRU */
eeprom@50 {
compatible = "atmel,24c64";
reg = <0x50>;
};
};
&vuart {
status = "okay";
};
&wdt2 {
status = "okay";
};
&pwm_tacho {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm0_default
&pinctrl_pwm1_default
&pinctrl_pwm2_default
&pinctrl_pwm3_default>;
fan@0 {
reg = <0x00>;
aspeed,fan-tach-ch = /bits/ 8 <0x00>;
};
fan@1 {
reg = <0x01>;
aspeed,fan-tach-ch = /bits/ 8 <0x01>;
};
fan@2 {
reg = <0x02>;
aspeed,fan-tach-ch = /bits/ 8 <0x02>;
};
fan@3 {
reg = <0x03>;
aspeed,fan-tach-ch = /bits/ 8 <0x03>;
};
fan@4 {
reg = <0x00>;
aspeed,fan-tach-ch = /bits/ 8 <0x04>;
};
fan@5 {
reg = <0x01>;
aspeed,fan-tach-ch = /bits/ 8 <0x05>;
};
fan@6 {
reg = <0x02>;
aspeed,fan-tach-ch = /bits/ 8 <0x06>;
};
fan@7 {
reg = <0x03>;
aspeed,fan-tach-ch = /bits/ 8 <0x07>;
};
};
&i2c1mux {
i2c@0 {
reg = <0>;
#address-cells = <1>;
#size-cells = <0>;
/* Memory Riser 1 FRU */
eeprom@50 {
compatible = "atmel,24c02";
reg = <0x50>;
};
/* Memory Riser 2 FRU */
eeprom@51 {
compatible = "atmel,24c02";
reg = <0x51>;
};
/* Memory Riser 3 FRU */
eeprom@52 {
compatible = "atmel,24c02";
reg = <0x52>;
};
/* Memory Riser 4 FRU */
eeprom@53 {
compatible = "atmel,24c02";
reg = <0x53>;
};
};
i2c@1 {
reg = <1>;
#address-cells = <1>;
#size-cells = <0>;
/* Memory Riser 5 FRU */
eeprom@50 {
compatible = "atmel,24c02";
reg = <0x50>;
};
/* Memory Riser 6 FRU */
eeprom@51 {
compatible = "atmel,24c02";
reg = <0x51>;
};
/* Memory Riser 7 FRU */
eeprom@52 {
compatible = "atmel,24c02";
reg = <0x52>;
};
/* Memory Riser 8 FRU */
eeprom@53 {
compatible = "atmel,24c02";
reg = <0x53>;
};
};
};

165
arch/arm/boot/dts/aspeed-g4.dtsi
View File

@ -1,5 +1,5 @@
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0+
#include "skeleton.dtsi" #include <dt-bindings/clock/aspeed-clock.h>
/ { / {
model = "Aspeed BMC"; model = "Aspeed BMC";
@ -54,6 +54,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "aspeed,ast2400-fmc"; compatible = "aspeed,ast2400-fmc";
clocks = <&syscon ASPEED_CLK_AHB>;
status = "disabled"; status = "disabled";
interrupts = <19>; interrupts = <19>;
flash@0 { flash@0 {
@ -69,6 +70,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "aspeed,ast2400-spi"; compatible = "aspeed,ast2400-spi";
clocks = <&syscon ASPEED_CLK_AHB>;
status = "disabled"; status = "disabled";
flash@0 { flash@0 {
reg = < 0 >; reg = < 0 >;
@ -89,6 +91,7 @@
compatible = "aspeed,ast2400-mac", "faraday,ftgmac100"; compatible = "aspeed,ast2400-mac", "faraday,ftgmac100";
reg = <0x1e660000 0x180>; reg = <0x1e660000 0x180>;
interrupts = <2>; interrupts = <2>;
clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>;
status = "disabled"; status = "disabled";
}; };
@ -96,6 +99,7 @@
compatible = "aspeed,ast2400-mac", "faraday,ftgmac100"; compatible = "aspeed,ast2400-mac", "faraday,ftgmac100";
reg = <0x1e680000 0x180>; reg = <0x1e680000 0x180>;
interrupts = <3>; interrupts = <3>;
clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>;
status = "disabled"; status = "disabled";
}; };
@ -106,47 +110,12 @@
ranges; ranges;
syscon: syscon@1e6e2000 { syscon: syscon@1e6e2000 {
compatible = "aspeed,g4-scu", "syscon", "simple-mfd"; compatible = "aspeed,ast2400-scu", "syscon", "simple-mfd";
reg = <0x1e6e2000 0x1a8>; reg = <0x1e6e2000 0x1a8>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#clock-cells = <1>;
clk_clkin: clk_clkin { #reset-cells = <1>;
#clock-cells = <0>;
compatible = "fixed-clock";
clock-frequency = <48000000>;
};
clk_hpll: clk_hpll@70 {
#clock-cells = <0>;
compatible = "aspeed,g4-hpll-clock", "fixed-clock";
reg = <0x70>;
clocks = <&clk_clkin>;
clock-frequency = <384000000>;
};
clk_ahb: clk_ahb@70 {
#clock-cells = <0>;
compatible = "aspeed,g4-ahb-clock", "fixed-clock";
reg = <0x70>;
clocks = <&clk_hpll>;
clock-frequency = <192000000>;
};
clk_apb: clk_apb@8 {
#clock-cells = <0>;
compatible = "aspeed,g4-apb-clock", "fixed-clock";
reg = <0x08>;
clocks = <&clk_hpll>;
clock-frequency = <48000000>;
};
clk_uart: clk_uart@2c{
#clock-cells = <0>;
compatible = "aspeed,g4-uart-clock", "fixed-clock";
reg = <0x2c>;
clock-frequency = <24000000>;
};
pinctrl: pinctrl { pinctrl: pinctrl {
compatible = "aspeed,g4-pinctrl"; compatible = "aspeed,g4-pinctrl";
@ -156,7 +125,8 @@
adc: adc@1e6e9000 { adc: adc@1e6e9000 {
compatible = "aspeed,ast2400-adc"; compatible = "aspeed,ast2400-adc";
reg = <0x1e6e9000 0xb0>; reg = <0x1e6e9000 0xb0>;
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_ADC>;
#io-channel-cells = <1>; #io-channel-cells = <1>;
status = "disabled"; status = "disabled";
}; };
@ -173,6 +143,7 @@
reg = <0x1e780000 0x1000>; reg = <0x1e780000 0x1000>;
interrupts = <20>; interrupts = <20>;
gpio-ranges = <&pinctrl 0 0 220>; gpio-ranges = <&pinctrl 0 0 220>;
clocks = <&syscon ASPEED_CLK_APB>;
interrupt-controller; interrupt-controller;
}; };
@ -181,7 +152,7 @@
compatible = "aspeed,ast2400-timer"; compatible = "aspeed,ast2400-timer";
reg = <0x1e782000 0x90>; reg = <0x1e782000 0x90>;
interrupts = <16 17 18 35 36 37 38 39>; interrupts = <16 17 18 35 36 37 38 39>;
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
clock-names = "PCLK"; clock-names = "PCLK";
}; };
@ -190,7 +161,7 @@
reg = <0x1e783000 0x20>; reg = <0x1e783000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <9>; interrupts = <9>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART1CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -200,7 +171,7 @@
reg = <0x1e784000 0x20>; reg = <0x1e784000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <10>; interrupts = <10>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART5CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -208,29 +179,83 @@
wdt1: watchdog@1e785000 { wdt1: watchdog@1e785000 {
compatible = "aspeed,ast2400-wdt"; compatible = "aspeed,ast2400-wdt";
reg = <0x1e785000 0x1c>; reg = <0x1e785000 0x1c>;
clocks = <&syscon ASPEED_CLK_APB>;
}; };
wdt2: watchdog@1e785020 { wdt2: watchdog@1e785020 {
compatible = "aspeed,ast2400-wdt"; compatible = "aspeed,ast2400-wdt";
reg = <0x1e785020 0x1c>; reg = <0x1e785020 0x1c>;
clocks = <&syscon ASPEED_CLK_APB>;
};
pwm_tacho: pwm-tacho-controller@1e786000 {
compatible = "aspeed,ast2400-pwm-tacho";
#address-cells = <1>;
#size-cells = <0>;
reg = <0x1e786000 0x1000>;
clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_PWM>;
status = "disabled";
}; };
vuart: serial@1e787000 { vuart: serial@1e787000 {
compatible = "aspeed,ast2400-vuart"; compatible = "aspeed,ast2400-vuart";
reg = <0x1e787000 0x40>; reg = <0x1e787000 0x40>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <10>; interrupts = <8>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_APB>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
lpc: lpc@1e789000 {
compatible = "aspeed,ast2400-lpc", "simple-mfd";
reg = <0x1e789000 0x1000>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x1e789000 0x1000>;
lpc_bmc: lpc-bmc@0 {
compatible = "aspeed,ast2400-lpc-bmc";
reg = <0x0 0x80>;
};
lpc_host: lpc-host@80 {
compatible = "aspeed,ast2400-lpc-host", "simple-mfd", "syscon";
reg = <0x80 0x1e0>;
reg-io-width = <4>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x80 0x1e0>;
lpc_ctrl: lpc-ctrl@0 {
compatible = "aspeed,ast2400-lpc-ctrl";
reg = <0x0 0x80>;
status = "disabled";
};
lpc_snoop: lpc-snoop@0 {
compatible = "aspeed,ast2400-lpc-snoop";
reg = <0x0 0x80>;
interrupts = <8>;
status = "disabled";
};
lhc: lhc@20 {
compatible = "aspeed,ast2400-lhc";
reg = <0x20 0x24 0x48 0x8>;
};
};
};
uart2: serial@1e78d000 { uart2: serial@1e78d000 {
compatible = "ns16550a"; compatible = "ns16550a";
reg = <0x1e78d000 0x20>; reg = <0x1e78d000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <32>; interrupts = <32>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART2CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -240,7 +265,7 @@
reg = <0x1e78e000 0x20>; reg = <0x1e78e000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <33>; interrupts = <33>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART3CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -250,7 +275,7 @@
reg = <0x1e78f000 0x20>; reg = <0x1e78f000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <34>; interrupts = <34>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART4CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -281,7 +306,8 @@
reg = <0x40 0x40>; reg = <0x40 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <0>; interrupts = <0>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -296,7 +322,8 @@
reg = <0x80 0x40>; reg = <0x80 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <1>; interrupts = <1>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -311,7 +338,8 @@
reg = <0xc0 0x40>; reg = <0xc0 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <2>; interrupts = <2>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -327,7 +355,8 @@
reg = <0x100 0x40>; reg = <0x100 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <3>; interrupts = <3>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -343,7 +372,8 @@
reg = <0x140 0x40>; reg = <0x140 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <4>; interrupts = <4>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -359,7 +389,8 @@
reg = <0x180 0x40>; reg = <0x180 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <5>; interrupts = <5>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -375,7 +406,8 @@
reg = <0x1c0 0x40>; reg = <0x1c0 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <6>; interrupts = <6>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -391,7 +423,8 @@
reg = <0x300 0x40>; reg = <0x300 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <7>; interrupts = <7>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -407,7 +440,8 @@
reg = <0x340 0x40>; reg = <0x340 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <8>; interrupts = <8>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -423,7 +457,8 @@
reg = <0x380 0x40>; reg = <0x380 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <9>; interrupts = <9>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -439,7 +474,8 @@
reg = <0x3c0 0x40>; reg = <0x3c0 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <10>; interrupts = <10>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -455,7 +491,8 @@
reg = <0x400 0x40>; reg = <0x400 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <11>; interrupts = <11>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -471,7 +508,8 @@
reg = <0x440 0x40>; reg = <0x440 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <12>; interrupts = <12>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -487,7 +525,8 @@
reg = <0x480 0x40>; reg = <0x480 0x40>;
compatible = "aspeed,ast2400-i2c-bus"; compatible = "aspeed,ast2400-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <13>; interrupts = <13>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;

156
arch/arm/boot/dts/aspeed-g5.dtsi
View File

@ -1,5 +1,5 @@
// SPDX-License-Identifier: GPL-2.0 // SPDX-License-Identifier: GPL-2.0+
#include "skeleton.dtsi" #include <dt-bindings/clock/aspeed-clock.h>
/ { / {
model = "Aspeed BMC"; model = "Aspeed BMC";
@ -54,6 +54,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "aspeed,ast2500-fmc"; compatible = "aspeed,ast2500-fmc";
clocks = <&syscon ASPEED_CLK_AHB>;
status = "disabled"; status = "disabled";
interrupts = <19>; interrupts = <19>;
flash@0 { flash@0 {
@ -79,6 +80,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "aspeed,ast2500-spi"; compatible = "aspeed,ast2500-spi";
clocks = <&syscon ASPEED_CLK_AHB>;
status = "disabled"; status = "disabled";
flash@0 { flash@0 {
reg = < 0 >; reg = < 0 >;
@ -98,6 +100,7 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "aspeed,ast2500-spi"; compatible = "aspeed,ast2500-spi";
clocks = <&syscon ASPEED_CLK_AHB>;
status = "disabled"; status = "disabled";
flash@0 { flash@0 {
reg = < 0 >; reg = < 0 >;
@ -123,6 +126,7 @@
compatible = "aspeed,ast2500-mac", "faraday,ftgmac100"; compatible = "aspeed,ast2500-mac", "faraday,ftgmac100";
reg = <0x1e660000 0x180>; reg = <0x1e660000 0x180>;
interrupts = <2>; interrupts = <2>;
clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>;
status = "disabled"; status = "disabled";
}; };
@ -130,6 +134,7 @@
compatible = "aspeed,ast2500-mac", "faraday,ftgmac100"; compatible = "aspeed,ast2500-mac", "faraday,ftgmac100";
reg = <0x1e680000 0x180>; reg = <0x1e680000 0x180>;
interrupts = <3>; interrupts = <3>;
clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>;
status = "disabled"; status = "disabled";
}; };
@ -140,55 +145,18 @@
ranges; ranges;
syscon: syscon@1e6e2000 { syscon: syscon@1e6e2000 {
compatible = "aspeed,g5-scu", "syscon", "simple-mfd"; compatible = "aspeed,ast2500-scu", "syscon", "simple-mfd";
reg = <0x1e6e2000 0x1a8>; reg = <0x1e6e2000 0x1a8>;
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
#clock-cells = <1>;
clk_clkin: clk_clkin@70 { #reset-cells = <1>;
#clock-cells = <0>;
compatible = "aspeed,g5-clkin-clock", "fixed-clock";
reg = <0x70>;
clock-frequency = <24000000>;
};
clk_hpll: clk_hpll@24 {
#clock-cells = <0>;
compatible = "aspeed,g5-hpll-clock", "fixed-clock";
reg = <0x24>;
clocks = <&clk_clkin>;
clock-frequency = <792000000>;
};
clk_ahb: clk_ahb@70 {
#clock-cells = <0>;
compatible = "aspeed,g5-ahb-clock", "fixed-clock";
reg = <0x70>;
clocks = <&clk_hpll>;
clock-frequency = <198000000>;
};
clk_apb: clk_apb@8 {
#clock-cells = <0>;
compatible = "aspeed,g5-apb-clock", "fixed-clock";
reg = <0x08>;
clocks = <&clk_hpll>;
clock-frequency = <24750000>;
};
clk_uart: clk_uart@2c {
#clock-cells = <0>;
compatible = "aspeed,uart-clock", "fixed-clock";
reg = <0x2c>;
clock-frequency = <24000000>;
};
pinctrl: pinctrl { pinctrl: pinctrl {
compatible = "aspeed,g5-pinctrl"; compatible = "aspeed,g5-pinctrl";
aspeed,external-nodes = <&gfx &lhc>; aspeed,external-nodes = <&gfx &lhc>;
}; };
}; };
gfx: display@1e6e6000 { gfx: display@1e6e6000 {
@ -200,7 +168,8 @@
adc: adc@1e6e9000 { adc: adc@1e6e9000 {
compatible = "aspeed,ast2500-adc"; compatible = "aspeed,ast2500-adc";
reg = <0x1e6e9000 0xb0>; reg = <0x1e6e9000 0xb0>;
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_ADC>;
#io-channel-cells = <1>; #io-channel-cells = <1>;
status = "disabled"; status = "disabled";
}; };
@ -217,6 +186,7 @@
reg = <0x1e780000 0x1000>; reg = <0x1e780000 0x1000>;
interrupts = <20>; interrupts = <20>;
gpio-ranges = <&pinctrl 0 0 220>; gpio-ranges = <&pinctrl 0 0 220>;
clocks = <&syscon ASPEED_CLK_APB>;
interrupt-controller; interrupt-controller;
}; };
@ -225,7 +195,7 @@
compatible = "aspeed,ast2400-timer"; compatible = "aspeed,ast2400-timer";
reg = <0x1e782000 0x90>; reg = <0x1e782000 0x90>;
interrupts = <16 17 18 35 36 37 38 39>; interrupts = <16 17 18 35 36 37 38 39>;
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
clock-names = "PCLK"; clock-names = "PCLK";
}; };
@ -234,7 +204,7 @@
reg = <0x1e783000 0x20>; reg = <0x1e783000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <9>; interrupts = <9>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART1CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -244,7 +214,7 @@
reg = <0x1e784000 0x20>; reg = <0x1e784000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <10>; interrupts = <10>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART5CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -252,16 +222,39 @@
wdt1: watchdog@1e785000 { wdt1: watchdog@1e785000 {
compatible = "aspeed,ast2500-wdt"; compatible = "aspeed,ast2500-wdt";
reg = <0x1e785000 0x20>; reg = <0x1e785000 0x20>;
clocks = <&syscon ASPEED_CLK_APB>;
}; };
wdt2: watchdog@1e785020 { wdt2: watchdog@1e785020 {
compatible = "aspeed,ast2500-wdt"; compatible = "aspeed,ast2500-wdt";
reg = <0x1e785020 0x20>; reg = <0x1e785020 0x20>;
clocks = <&syscon ASPEED_CLK_APB>;
}; };
wdt3: watchdog@1e785040 { wdt3: watchdog@1e785040 {
compatible = "aspeed,ast2500-wdt"; compatible = "aspeed,ast2500-wdt";
reg = <0x1e785040 0x20>; reg = <0x1e785040 0x20>;
clocks = <&syscon ASPEED_CLK_APB>;
status = "disabled";
};
pwm_tacho: pwm-tacho-controller@1e786000 {
compatible = "aspeed,ast2500-pwm-tacho";
#address-cells = <1>;
#size-cells = <0>;
reg = <0x1e786000 0x1000>;
clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_PWM>;
status = "disabled";
};
vuart: serial@1e787000 {
compatible = "aspeed,ast2500-vuart";
reg = <0x1e787000 0x40>;
reg-shift = <2>;
interrupts = <8>;
clocks = <&syscon ASPEED_CLK_APB>;
no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -288,6 +281,19 @@
reg-io-width = <4>; reg-io-width = <4>;
lpc_ctrl: lpc-ctrl@0 {
compatible = "aspeed,ast2500-lpc-ctrl";
reg = <0x0 0x80>;
status = "disabled";
};
lpc_snoop: lpc-snoop@0 {
compatible = "aspeed,ast2500-lpc-snoop";
reg = <0x0 0x80>;
interrupts = <8>;
status = "disabled";
};
lhc: lhc@20 { lhc: lhc@20 {
compatible = "aspeed,ast2500-lhc"; compatible = "aspeed,ast2500-lhc";
reg = <0x20 0x24 0x48 0x8>; reg = <0x20 0x24 0x48 0x8>;
@ -295,22 +301,12 @@
}; };
}; };
vuart: serial@1e787000 {
compatible = "aspeed,ast2500-vuart";
reg = <0x1e787000 0x40>;
reg-shift = <2>;
interrupts = <10>;
clocks = <&clk_uart>;
no-loopback-test;
status = "disabled";
};
uart2: serial@1e78d000 { uart2: serial@1e78d000 {
compatible = "ns16550a"; compatible = "ns16550a";
reg = <0x1e78d000 0x20>; reg = <0x1e78d000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <32>; interrupts = <32>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART2CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -320,7 +316,7 @@
reg = <0x1e78e000 0x20>; reg = <0x1e78e000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <33>; interrupts = <33>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART3CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -330,7 +326,7 @@
reg = <0x1e78f000 0x20>; reg = <0x1e78f000 0x20>;
reg-shift = <2>; reg-shift = <2>;
interrupts = <34>; interrupts = <34>;
clocks = <&clk_uart>; clocks = <&syscon ASPEED_CLK_GATE_UART4CLK>;
no-loopback-test; no-loopback-test;
status = "disabled"; status = "disabled";
}; };
@ -361,7 +357,8 @@
reg = <0x40 0x40>; reg = <0x40 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <0>; interrupts = <0>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -376,7 +373,8 @@
reg = <0x80 0x40>; reg = <0x80 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <1>; interrupts = <1>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -391,7 +389,8 @@
reg = <0xc0 0x40>; reg = <0xc0 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <2>; interrupts = <2>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -407,7 +406,8 @@
reg = <0x100 0x40>; reg = <0x100 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <3>; interrupts = <3>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -423,7 +423,8 @@
reg = <0x140 0x40>; reg = <0x140 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <4>; interrupts = <4>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -439,7 +440,8 @@
reg = <0x180 0x40>; reg = <0x180 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <5>; interrupts = <5>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -455,7 +457,8 @@
reg = <0x1c0 0x40>; reg = <0x1c0 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <6>; interrupts = <6>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -471,7 +474,8 @@
reg = <0x300 0x40>; reg = <0x300 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <7>; interrupts = <7>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -487,7 +491,8 @@
reg = <0x340 0x40>; reg = <0x340 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <8>; interrupts = <8>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -503,7 +508,8 @@
reg = <0x380 0x40>; reg = <0x380 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <9>; interrupts = <9>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -519,7 +525,8 @@
reg = <0x3c0 0x40>; reg = <0x3c0 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <10>; interrupts = <10>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -535,7 +542,8 @@
reg = <0x400 0x40>; reg = <0x400 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <11>; interrupts = <11>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -551,7 +559,8 @@
reg = <0x440 0x40>; reg = <0x440 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <12>; interrupts = <12>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;
@ -567,7 +576,8 @@
reg = <0x480 0x40>; reg = <0x480 0x40>;
compatible = "aspeed,ast2500-i2c-bus"; compatible = "aspeed,ast2500-i2c-bus";
clocks = <&clk_apb>; clocks = <&syscon ASPEED_CLK_APB>;
resets = <&syscon ASPEED_RESET_I2C>;
bus-frequency = <100000>; bus-frequency = <100000>;
interrupts = <13>; interrupts = <13>;
interrupt-parent = <&i2c_ic>; interrupt-parent = <&i2c_ic>;

32
arch/arm/boot/dts/openbmc-flash-layout.dtsi Normal file
View File

@ -0,0 +1,32 @@
// SPDX-License-Identifier: GPL-2.0+
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
u-boot@0 {
reg = <0x0 0x60000>;
label = "u-boot";
};
u-boot-env@60000 {
reg = <0x60000 0x20000>;
label = "u-boot-env";
};
kernel@80000 {
reg = <0x80000 0x440000>;
label = "kernel";
};
rofs@c0000 {
reg = <0x4c0000 0x1740000>;
label = "rofs";
};
rwfs@1c00000 {
reg = <0x1c00000 0x400000>;
label = "rwfs";
};
};

52
include/dt-bindings/clock/aspeed-clock.h Normal file
View File

@ -0,0 +1,52 @@
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
#ifndef DT_BINDINGS_ASPEED_CLOCK_H
#define DT_BINDINGS_ASPEED_CLOCK_H
#define ASPEED_CLK_GATE_ECLK 0
#define ASPEED_CLK_GATE_GCLK 1
#define ASPEED_CLK_GATE_MCLK 2
#define ASPEED_CLK_GATE_VCLK 3
#define ASPEED_CLK_GATE_BCLK 4
#define ASPEED_CLK_GATE_DCLK 5
#define ASPEED_CLK_GATE_REFCLK 6
#define ASPEED_CLK_GATE_USBPORT2CLK 7
#define ASPEED_CLK_GATE_LCLK 8
#define ASPEED_CLK_GATE_USBUHCICLK 9
#define ASPEED_CLK_GATE_D1CLK 10
#define ASPEED_CLK_GATE_YCLK 11
#define ASPEED_CLK_GATE_USBPORT1CLK 12
#define ASPEED_CLK_GATE_UART1CLK 13
#define ASPEED_CLK_GATE_UART2CLK 14
#define ASPEED_CLK_GATE_UART5CLK 15
#define ASPEED_CLK_GATE_ESPICLK 16
#define ASPEED_CLK_GATE_MAC1CLK 17
#define ASPEED_CLK_GATE_MAC2CLK 18
#define ASPEED_CLK_GATE_RSACLK 19
#define ASPEED_CLK_GATE_UART3CLK 20
#define ASPEED_CLK_GATE_UART4CLK 21
#define ASPEED_CLK_GATE_SDCLKCLK 22
#define ASPEED_CLK_GATE_LHCCLK 23
#define ASPEED_CLK_HPLL 24
#define ASPEED_CLK_AHB 25
#define ASPEED_CLK_APB 26
#define ASPEED_CLK_UART 27
#define ASPEED_CLK_SDIO 28
#define ASPEED_CLK_ECLK 29
#define ASPEED_CLK_ECLK_MUX 30
#define ASPEED_CLK_LHCLK 31
#define ASPEED_CLK_MAC 32
#define ASPEED_CLK_BCLK 33
#define ASPEED_CLK_MPLL 34
#define ASPEED_RESET_XDMA 0
#define ASPEED_RESET_MCTP 1
#define ASPEED_RESET_ADC 2
#define ASPEED_RESET_JTAG_MASTER 3
#define ASPEED_RESET_MIC 4
#define ASPEED_RESET_PWM 5
#define ASPEED_RESET_PCIVGA 6
#define ASPEED_RESET_I2C 7
#define ASPEED_RESET_AHB 8
#endif

49
include/dt-bindings/gpio/aspeed-gpio.h Normal file
View File

@ -0,0 +1,49 @@
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* This header provides constants for binding aspeed,*-gpio.
*
* The first cell in Aspeed's GPIO specifier is the GPIO ID. The macros below
* provide names for this.
*
* The second cell contains standard flag values specified in gpio.h.
*/
#ifndef _DT_BINDINGS_GPIO_ASPEED_GPIO_H
#define _DT_BINDINGS_GPIO_ASPEED_GPIO_H
#include <dt-bindings/gpio/gpio.h>
#define ASPEED_GPIO_PORT_A 0
#define ASPEED_GPIO_PORT_B 1
#define ASPEED_GPIO_PORT_C 2
#define ASPEED_GPIO_PORT_D 3
#define ASPEED_GPIO_PORT_E 4
#define ASPEED_GPIO_PORT_F 5
#define ASPEED_GPIO_PORT_G 6
#define ASPEED_GPIO_PORT_H 7
#define ASPEED_GPIO_PORT_I 8
#define ASPEED_GPIO_PORT_J 9
#define ASPEED_GPIO_PORT_K 10
#define ASPEED_GPIO_PORT_L 11
#define ASPEED_GPIO_PORT_M 12
#define ASPEED_GPIO_PORT_N 13
#define ASPEED_GPIO_PORT_O 14
#define ASPEED_GPIO_PORT_P 15
#define ASPEED_GPIO_PORT_Q 16
#define ASPEED_GPIO_PORT_R 17
#define ASPEED_GPIO_PORT_S 18
#define ASPEED_GPIO_PORT_T 19
#define ASPEED_GPIO_PORT_U 20
#define ASPEED_GPIO_PORT_V 21
#define ASPEED_GPIO_PORT_W 22
#define ASPEED_GPIO_PORT_X 23
#define ASPEED_GPIO_PORT_Y 24
#define ASPEED_GPIO_PORT_Z 25
#define ASPEED_GPIO_PORT_AA 26
#define ASPEED_GPIO_PORT_AB 27
#define ASPEED_GPIO_PORT_AC 28
#define ASPEED_GPIO(port, offset) \
((ASPEED_GPIO_PORT_##port * 8) + offset)
#endif