clk: samsung: exynos5433: Move CLK_SCLK_HDMI_SPDIF_DISP clock to CMU_TOP domain
This patch fixes the bug of CLK_SCLK_HDMI_SPDIF_DISP clock because this clock should be included in CMU_TOP domain. So, this patch moves the CLK_SCLK_HDMI_ SPDIF_DISP clock from CMU_MIF to CMU_TOP domain. Reported-by: Sylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
This commit is contained in:
parent
6166c01caf
commit
b2f0e5f28e
|
@ -661,6 +661,11 @@ static struct samsung_gate_clock top_gate_clks[] __initdata = {
|
|||
GATE(CLK_SCLK_ISP_SPI0_CAM1, "sclk_isp_spi0_cam1", "div_sclk_isp_spi0_b",
|
||||
ENABLE_SCLK_TOP_CAM1, 0, 0, 0),
|
||||
|
||||
/* ENABLE_SCLK_TOP_DISP */
|
||||
GATE(CLK_SCLK_HDMI_SPDIF_DISP, "sclk_hdmi_spdif_disp",
|
||||
"mout_sclk_hdmi_spdif", ENABLE_SCLK_TOP_DISP, 0,
|
||||
CLK_IGNORE_UNUSED, 0),
|
||||
|
||||
/* ENABLE_SCLK_TOP_FSYS */
|
||||
GATE(CLK_SCLK_PCIE_100_FSYS, "sclk_pcie_100_fsys", "div_sclk_pcie_100",
|
||||
ENABLE_SCLK_TOP_FSYS, 7, 0, 0),
|
||||
|
@ -1521,11 +1526,6 @@ static struct samsung_gate_clock mif_gate_clks[] __initdata = {
|
|||
ENABLE_SCLK_MIF, 1, CLK_IGNORE_UNUSED, 0),
|
||||
GATE(CLK_SCLK_BUS_PLL_ATLAS, "sclk_bus_pll_atlas", "sclk_bus_pll",
|
||||
ENABLE_SCLK_MIF, 0, CLK_IGNORE_UNUSED, 0),
|
||||
|
||||
/* ENABLE_SCLK_TOP_DISP */
|
||||
GATE(CLK_SCLK_HDMI_SPDIF_DISP, "sclk_hdmi_spdif_disp",
|
||||
"mout_sclk_hdmi_spdif", ENABLE_SCLK_TOP_DISP, 0,
|
||||
CLK_IGNORE_UNUSED, 0),
|
||||
};
|
||||
|
||||
static struct samsung_cmu_info mif_cmu_info __initdata = {
|
||||
|
|
|
@ -189,8 +189,9 @@
|
|||
#define CLK_SCLK_ISP_UART_CAM1 250
|
||||
#define CLK_SCLK_ISP_SPI1_CAM1 251
|
||||
#define CLK_SCLK_ISP_SPI0_CAM1 252
|
||||
#define CLK_SCLK_HDMI_SPDIF_DISP 253
|
||||
|
||||
#define TOP_NR_CLK 253
|
||||
#define TOP_NR_CLK 254
|
||||
|
||||
/* CMU_CPIF */
|
||||
#define CLK_FOUT_MPHY_PLL 1
|
||||
|
@ -397,9 +398,8 @@
|
|||
#define CLK_SCLK_BUS_PLL 198
|
||||
#define CLK_SCLK_BUS_PLL_APOLLO 199
|
||||
#define CLK_SCLK_BUS_PLL_ATLAS 200
|
||||
#define CLK_SCLK_HDMI_SPDIF_DISP 201
|
||||
|
||||
#define MIF_NR_CLK 202
|
||||
#define MIF_NR_CLK 201
|
||||
|
||||
/* CMU_PERIC */
|
||||
#define CLK_PCLK_SPI2 1
|
||||
|
|
Loading…
Reference in New Issue