MIPS: barrier: Make __smp_mb__before_atomic() a no-op for Loongson3
Loongson3 systems with CONFIG_CPU_LOONGSON3_WORKAROUNDS enabled already emit a full completion barrier as part of the inline assembly containing LL/SC loops for atomic operations. As such the barrier emitted by __smp_mb__before_atomic() is redundant, and we can remove it. Signed-off-by: Paul Burton <paul.burton@mips.com> Cc: linux-mips@vger.kernel.org Cc: Huacai Chen <chenhc@lemote.com> Cc: Jiaxun Yang <jiaxun.yang@flygoat.com> Cc: linux-kernel@vger.kernel.org
This commit is contained in:
parent
7f56b12354
commit
ae4cd0b1a4
|
@ -119,7 +119,17 @@ static inline void wmb(void)
|
|||
#define nudge_writes() mb()
|
||||
#endif
|
||||
|
||||
/*
|
||||
* In the Loongson3 LL/SC workaround case, all of our LL/SC loops already have
|
||||
* a completion barrier immediately preceding the LL instruction. Therefore we
|
||||
* can skip emitting a barrier from __smp_mb__before_atomic().
|
||||
*/
|
||||
#ifdef CONFIG_CPU_LOONGSON3_WORKAROUNDS
|
||||
# define __smp_mb__before_atomic()
|
||||
#else
|
||||
# define __smp_mb__before_atomic() __smp_mb__before_llsc()
|
||||
#endif
|
||||
|
||||
#define __smp_mb__after_atomic() smp_llsc_mb()
|
||||
|
||||
static inline void sync_ginv(void)
|
||||
|
|
Loading…
Reference in New Issue